參數(shù)資料
型號: 71M6533-IGT/F
廠商: MAXIM INTEGRATED PRODUCTS INC
元件分類: 模擬信號調(diào)理
英文描述: SPECIALTY ANALOG CIRCUIT, PQFP100
封裝: LEAD FREE, LQFP-100
文件頁數(shù): 75/124頁
文件大?。?/td> 2008K
代理商: 71M6533-IGT/F
71M6533/71M6534 Data Sheet
FDS_6533_6534_004
54
2007-2009 TERIDIAN Semiconductor Corporation
v1.1
2.2
System Timing Summary
Figure 18 summarizes the timing relationships between the input MUX states, the CE_BUSY signal and
the two serial output streams. In this example, MUX_DIV=6 and FIR_LEN=2 (384). The duration of each
MUX frame is (M40MHZ/M26MHZ = 00, 10, or 11 assumed):
1 + MUX_DIV * 1, if FIR_LEN = 0 (138 CE cycles), complete MUX frame = 7 CK32 cycles
1 + MUX_DIV * 2, if FIR_LEN = 1 (288 CE cycles) , complete MUX frame = 13 CK32 cycles
1 + MUX_DIV * 3, if FIR_LEN = 2 (384 CE cycles) , complete MUX frame = 19 CK32 cycles
An ADC conversion will always consume an integer number of CK32 clocks. Following this is a single
CK32 cycle where the bandgap voltage is allowed to recover from the change in CROSS. Figure 18
shows a typical MUX frame with if FIR_LEN = 1and MUX_DIV = 6.
Figure 18: Timing Relationship between ADC MUX and Compute Engine
Each CE program pass begins when the ADC0 conversion (slot 0, as defined by SLOT0_SEL) begins.
Depending on the length of the CE program, it may continue running until the end of the last conversion.
CE opcodes are constructed to ensure that all CE code passes consume exactly the same number of
cycles. The result of each ADC conversion is inserted into the XRAM when the conversion is complete.
The CE code is written to tolerate sudden changes in ADC data. The exact CK count when each ADC
value is loaded into RAM is shown in Figure 18.
Figure 19 shows that the serial data stream, RTM, begins transmitting at the beginning of state S. RTM,
consisting of 140 CK cycles, will always finish before the next code pass starts.
FLAG
RTM DATA 0 (32 bits)
0
1
0
1
0
1
0
1
FLAG
CK32
MUX_SYNC
CKTEST
TMUXOUT/RTM
LSB
SIGN
LSB
SIGN
30
31
30
31
30
31
30
31
LSB
SIGN
RTM DATA 1 (32 bits)
RTM DATA 2 (32 bits)
RTM DATA 3 (32 bits)
Figure 19: RTM Output Format
CK32
MUX_DIV Conversions (MUX_DIV=6 is shown)
Settle
ADC MUX Frame
ADC EXECUTION
MUX_SYNC
CE_EXECUTION
RTM
140
MAX CK COUNT
0
300
150
600
900
1200
1500
1800
ADC0
ADC1
ADC2
ADC3
ADC4
ADC5
CK COUNT = CE_CYCLES + floor((CE_CYCLES + 2) / 4)
NOTES:
1. ALL DIMENSIONS ARE 4.9152 MHz CK COUNTS.
2. XFER_BUSY OCCURS ONCE EVERY (PRESAMPS * SUM_CYCLES) CODE PASSES.
CE_BUSY
XFER_BUSY
INITIATED BY A CE OPCODE AT END OF SUM INTERVAL
ADC TIMING
CE TIMING
RTM TIMING
相關(guān)PDF資料
PDF描述
71M6542F-IGT/F SPECIALTY ANALOG CIRCUIT, PQFP100
71M6542G-IGTR/F SPECIALTY ANALOG CIRCUIT, PQFP100
71M6541G-IGTR/F SPECIALTY ANALOG CIRCUIT, PQFP64
71M6541F-IGTR/F SPECIALTY ANALOG CIRCUIT, PQFP64
71M6541D-IGTR/F SPECIALTY ANALOG CIRCUIT, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
71M6533-IGTR/F 功能描述:計量片上系統(tǒng) - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 處理器系列:71M6511 類型:Metering SoC 最大時鐘頻率:70 Hz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:7 KB 接口類型:UART 可編程輸入/輸出端數(shù)量:12 片上 ADC: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:LQFP-64 封裝:Reel
71M6533-IGTR/F1 功能描述:計量片上系統(tǒng) - SoC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 處理器系列:71M6511 類型:Metering SoC 最大時鐘頻率:70 Hz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:7 KB 接口類型:UART 可編程輸入/輸出端數(shù)量:12 片上 ADC: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:LQFP-64 封裝:Reel
71M6533-IGTR/F2 功能描述:計量片上系統(tǒng) - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 處理器系列:71M6511 類型:Metering SoC 最大時鐘頻率:70 Hz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:7 KB 接口類型:UART 可編程輸入/輸出端數(shù)量:12 片上 ADC: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:LQFP-64 封裝:Reel
71M6534 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Energy Meter IC
71M6534H 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Energy Meter IC