- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄68811 > 71M6533-IGT/F (TERIDIAN SEMICONDUCTOR CORP) SPECIALTY ANALOG CIRCUIT, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | 71M6533-IGT/F |
| 廠商： | TERIDIAN SEMICONDUCTOR CORP |
| 元件分類： | 模擬信號(hào)調(diào)理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PQFP100 |
| 封裝： | LEAD FREE, LQFP-100 |
| 文件頁(yè)數(shù)： | 64/124頁(yè) |
| 文件大?。?/td> | 2008K |
| 代理商： | 71M6533-IGT/F |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)當(dāng)前第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
71M6533/71M6534 Data Sheet
FDS_6533_6534_004
44
2007-2009 TERIDIAN Semiconductor Corporation
v1.1
DIO
48
49
50
51
52* 53* 54* 55*
56
57
58
LCD Segment
68
69
70
71
72* 73* 74* 75*
–
71M6533 Pin #
23
24
25
50
–
14
15
16
71M6534 Pin #
28
29
30
56
57
58
59
60
19
20
21
Configuration (DIO
or LCD segment)
4
5
6
7
0*
1*
2*
3*
Always DIO
LCD_BITMAP[71:64] LCD_BITMAP[80:72]
Data Register
L
C
D_S
E
G68[
0]
L
C
D_S
E
G69[
0]
L
C
D_S
E
G70[
0]
L
C
D_S
E
G71[
0]
L
C
D
_
S
E
G
7
2
[0
]*
L
C
D
_
S
E
G
7
3
[0
]*
L
C
D
_
S
E
G
7
4
[0
]*
L
C
D
_
S
E
G
7
5
[0
]*
D
IO
_
5
6
[4
]
D
IO
_
5
7
[4
]
D
IO
_
5
8
[4
]
Direction Register
0 = input, 1 = output
L
C
D_S
E
G68[
3]
L
C
D_S
E
G69[
3]
L
C
D_S
E
G70[
3]
L
C
D_S
E
G71[
3]
L
C
D_S
E
G72[
3
]*
L
C
D_S
E
G73[
3
]*
L
C
D_S
E
G74[
3
]*
L
C
D_S
E
G75[
3
]*
D
IO
_
D
IR
5
6
[7
]
D
IO
_
D
IR
5
7
[7
]
D
IO
_
D
IR
5
8
[7
]
See the tables in the I/O RAM Description (Section 4.2) for exact bit locations. For example,
DIO43 is controlled by LCD_SEG63[0] which resolves to I/O RAM location 0x2045[4].
DIO24 and higher do not have SFR registers for direction control. DIO36 and higher do not have SFR
registers for data access. The direction control of these pins is achieved with the LCD_SEGn[3] registers
and data access is controlled with the LCD_SEGn[0] registers in I/O RAM. DIO56 through DIO58 are ded-
icated DIO pins. They are controlled with DIO_DIR56[7] through DIO_DIR58[7] (direction) and with
DIO_56[4] through DIO_58[4] (data) in I/O RAM.
Since the control for DIO_24 through DIO_55 is shared with the control for LCD segments, the firmware
must take care not to disturb the DIO pins when accessing the LCD segments and vice versa. Usually,
this requires reading the I/O RAM register, applying a mask and writing back the modified byte.
The PB pin is a dedicated digital input. In addition, if the optical UART is not used, OPT_TX and OPT_RX can
be configured as dedicated DIO pins, DIO1and DIO2, respectively (see Section 1.4.6 UART and Optical Inter-
DIO4 and DIO5 can be configured to implement the EEPROM Interface.
Additionally, if DIO6 and DIO7 are configured as DIO and defined as outputs, they can be used as dedicat-
ed pulse outputs (WPULSE = DIO6, VARPULSE = DIO7) using the DIO_PW and DIO_PV registers. In this
case, DIO6 and DIO7 are under CE control. Similarly, DIO8 and DIO9 can be declared pulse outputs
(XPULSE = DIO8, YPULSE = DIO9).
Tracking DIO pins configured as outputs is useful for pulse counting without external hardware.
Either the interrupts or the counter/timer clocks can be used to count the pulse outputs, or inter-
rupt on the CE’s power failure output.
A 3-bit configuration word, I/O RAM register DIO_Rn (0x2009[2:0] through 0x200E[6:4]) can be used for
certain pins (when configured as DIO) to individually assign an internal resource such as an interrupt or a
timer control (DIO_RRX configures the RX pin). This way, DIO pins can be tracked even if they are confi-
gured as outputs. See Table 39 for DIO pins available for this option. Table 40 lists the internal re-
sources which can be assigned using DIO_R0 (also called DIO_RPB) through DIO_R7. If more than one
input is connected to the same resource, the resources are combined using a logical OR.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 71M6534-IGT/F | SPECIALTY ANALOG CIRCUIT, PQFP120 |
| 71M6533-IGTR/F | SPECIALTY ANALOG CIRCUIT, PQFP100 |
| 71M6534H-IGT/F | SPECIALTY ANALOG CIRCUIT, PQFP120 |
| 71M6533H-IGT/F | SPECIALTY ANALOG CIRCUIT, PQFP100 |
| 71M6533-IGT/F | SPECIALTY ANALOG CIRCUIT, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 71M6533-IGTR/F | 功能描述:計(jì)量片上系統(tǒng) - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 處理器系列:71M6511 類型:Metering SoC 最大時(shí)鐘頻率:70 Hz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:7 KB 接口類型:UART 可編程輸入/輸出端數(shù)量:12 片上 ADC: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:LQFP-64 封裝:Reel |
| 71M6533-IGTR/F1 | 功能描述:計(jì)量片上系統(tǒng) - SoC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 處理器系列:71M6511 類型:Metering SoC 最大時(shí)鐘頻率:70 Hz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:7 KB 接口類型:UART 可編程輸入/輸出端數(shù)量:12 片上 ADC: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:LQFP-64 封裝:Reel |
| 71M6533-IGTR/F2 | 功能描述:計(jì)量片上系統(tǒng) - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 處理器系列:71M6511 類型:Metering SoC 最大時(shí)鐘頻率:70 Hz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:7 KB 接口類型:UART 可編程輸入/輸出端數(shù)量:12 片上 ADC: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:LQFP-64 封裝:Reel |
| 71M6534 | 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Energy Meter IC |
| 71M6534H | 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Energy Meter IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。