參數(shù)資料
型號： 71M6532F-IGT/F
廠商： TERIDIAN SEMICONDUCTOR CORP
元件分類： 電源管理
英文描述： 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PQFP100
封裝： LEAD FREE, LQFP-100
文件頁數(shù)： 52/120頁
文件大?。?/td> 2477K
代理商： 71M6532F-IGT/F
FDS 6531/6532 005
Data Sheet 71M6531D/F-71M6532D/F
v1.3
2005-2010 TERIDIAN Semiconductor Corporation
37
The PLL generates a 2x emulator clock which is controlled by the ECK_DIS bit. Since clock noise from
this feature may disturb the ADC, it is recommended that this option be avoided when possible.
The MPU clock frequency CKMPU is determined by another divider controlled by the I/O RAM field
MPU_DIV[2:0] and can be set to MCK/2
(MPU_DIV+2) Hz where MPU_DIV[2:0] varies from 0 to 6. The circuit
also generates the 2 x CKMPU clock for use by the emulator. The emulator clock is not generated when
ECK_DIS is asserted.
During a power-on reset, [M40MHZ, M26MHZ] defaults to [0,0] and the MCK divider is set to divide by 4.
When [M40MHZ, M26MHZ] = [1,0], the CE clock frequency may be set to ~5 MHz (4.9152 MHz) or ~10
MHz (9.8304 MHz), using the I/O RAM register CE10MHZ. In this mode, the ADC and FIR clock frequen-
cies remain at ~ 5 MHz. When [M40MHZ, M26MHZ] = [0,1], the CE, ADC, FIR and MPU clock frequen-
cies are shifted to ~ 6.6 MHz (6.5536 MHz). This increases the ADC sample rate by 33%.
CE codes are tailored to particular clock frequencies. Changing the clock frequency for a
particular CE code may render it unusable.
In sleep mode, the M40MHZ and M26MHZ inputs to the clock generator are forced low. In brownout
mode, the clocks are derived from the crystal oscillator and the clock frequencies are scaled by 7/8.
1.5.3
Real-Time Clock (RTC)
The RTC is driven directly by the crystal oscillator. It is powered by the net RTC_NV (battery-backed up
supply). The RTC consists of a counter chain and output registers. The counter chain consists of registers
for seconds, minutes, hours, day of week, day of month, month and year. The RTC is capable of
processing leap years. Each counter has its own output register. Whenever the MPU reads the seconds
register, all other output registers are automatically updated. Since the RTC clock (RTCLK) is not coherent
to the MPU clock, the MPU must read the seconds register until two consecutive reads are the same (this
requires either 2 or 3 reads). At this point, all RTC output registers will have the correct time. Regardless
of the MPU clock speed, RTC reads require one wait state.
RTC time is set by writing to the registers RTC_SEC[5:0] through RTC_YR. Each write operation must be
preceded by a write operation to the WE register in I/O RAM. The value written to the WE register is
unimportant.
Time adjustments are written to the RTCA_ADJ[6:0], PREG[16:0] and QREG[1:0] registers. Updates to
PREG[16:0] and QREG[1:0] must occur after the one second interrupt and must be finished before reaching
the next one second boundary. The new values are loaded into the counters at the next one second
boundary.
PREG[16:0] and QREG[1:0] are separate registers in the device hardware, but the bits are 16-bit contiguous
so the MPU firmware can treat them as a single register. A single binary number can be calculated and
then loaded into them at the same time.
The 71M6531D/F and 71M6532D/F have two rate adjustment mechanisms. The first is an analog rate
adjustment, using RTCA_ADJ[6:0], which trims the crystal load capacitance. Setting RTCA_ADJ[6:0] to 00
minimizes the load capacitance, maximizing the oscillator frequency. Setting RTCA_ADJ[6:0] to 0x3F
maximizes the load capacitance, minimizing the oscillator frequency. The adjustable capacitance is
approximately:
pF
ADJ
RTCA
C
ADJ
5
.
16
128
_
=
The maximum adjustment range is approximately-12 ppm to +22ppm. The precise amount of adjustment
will depend on the crystal properties. The adjustment may occur at any time and the resulting clock
frequency can be measured over a one-second interval.
The second rate adjustment is a digital rate adjust using PREG[16:0] and QREG[1:0], which can be used
to adjust the clock rate up to
± 988 ppm, with a resolution of 3.8 ppm. Updates must occur after a one
second interrupt and must finish before the next one second boundary. The rate adjustment will be
implemented starting at the next one second boundary. Since the LSB results in an adjustment every
four seconds, the frequency should be measured over an interval that is a multiple of four seconds.
相關(guān)PDF資料
PDF描述
71M6531D-IM/F 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC68
71M6531F-IMR/F 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC68
71M6531F-IM/F 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC68
71M6532D-IGTR/F 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PQFP100
71M6531F-IM/F 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
71M6532F-IGTR/F 功能描述:計量片上系統(tǒng) - SoC Residential Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 處理器系列:71M6511 類型:Metering SoC 最大時鐘頻率:70 Hz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:7 KB 接口類型:UART 可編程輸入/輸出端數(shù)量:12 片上 ADC: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:LQFP-64 封裝:Reel
71M6532F-IGTR/F1 功能描述:計量片上系統(tǒng) - SoC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 處理器系列:71M6511 類型:Metering SoC 最大時鐘頻率:70 Hz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:7 KB 接口類型:UART 可編程輸入/輸出端數(shù)量:12 片上 ADC: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:LQFP-64 封裝:Reel
71M6533 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Energy Meter IC
71M6533-DB 功能描述:開發(fā)板和工具包 - 8051 71M6533 Demo Brd RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓:
71M6533G 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Exceeds IEC 62053/ANSI C12.20 Standards
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*