參數(shù)資料
型號(hào): 7005
廠商: Aeroflex Inc.
英文描述: ACT7005/7006 Single Package Solution Dual Transceiver, Protocol, Subsystem
中文描述: ACT7005/7006單一封裝解決方案雙收發(fā)器,協(xié)議,子系統(tǒng)
文件頁(yè)數(shù): 14/29頁(yè)
文件大?。?/td> 452K
代理商: 7005
Aeroflex Circuit Technology
SCD7005 REV B 8/2/01
Plainview NY (516) 694-6700
14
Name
Use
VECTOR
Indicates that a transmit VECTOR mode command has been received.
VECTOR DATA is transmitted from VW/CMD WD #2/AMD Register.
DBCREQ
Indicates acceptance of DYNAMIC BUS CONTROL COMMAND REQUEST
Note: RTU will not accept valid DBC mode command unless DBCACC bit
is set low in the OPERATION Register.
RETRY
Indicates that an error has occurred in the data transfer and that a retry will be
performed if the retry option is selected. If all retries that were selected fail,
INVALID TRANSFER INTERRUPT would be asserted on the final failure.
SELF TEST
Indicates that the INITIATE SELF TEST mode command is being serviced.
PASS
Active low pulse output signal which indicates that a sub-system initiated
self-test (on-or off-line) operation has been sucessfully completed. This
interrupt will be issued approximately 90μs after the self-test operation has
been triggered.
Table 6 – Discrete Interrupts Summary (continued)
Bit
Name
Function
0-4
SA BITS
SUBADDRESS BITS
Define SUBADDRESS MESSAGE BLOCK in INTERNAL RAM.
BIT
0
1
2
3
4
SUBADDRESS BIT
SA0 (LSB)
SAl
SA2
SA3
SA4 (MSB)
These bits correspond directly to 1553B definition in the command word.
Although SUBADDRESSES 00000
B
and 11111
B
are illegal in 1553B, message
blocks specified by them are both READABLE and WRITABLE by the
SUBSYSTEM. They are not accessible from the 1553B BUS.
5
T/R BIT
TRANSMIT/RECEIVE BIT points INPUT/OUTPUT OPERATIONS to either the
TRANSMIT SECTION or RECEIVE SECTION of the INTERNAL RAM.
6
I/O
INPUT/OUTPUT BIT DEFINES DIRECTION OF DATA TRANSFER
1.SET HIGH: INPUT OPERATION
An EXECUTE operation will transfer the Data currently loaded in the input
FIFO buffer to the specified message block (SUBADDRESS) in the internal
RAM.
Between 1 and 32 data words must be loaded in the input FIFO buffer when
using an EXECUTE command with this bit set.
2.SET LOW: OUTPUT OPERATION
EXECUTE operation will transfer a complete block of data (32 words) to the
output FIFO buffer from the specified subaddress of internal RAM.
Table 7 – Operational Register
相關(guān)PDF資料
PDF描述
7006 ACT7005/7006 Single Package Solution Dual Transceiver, Protocol, Subsystem
700B Power Module: Custom Dc-Dc Converter, 24 V to 97 V Adjustable Output(DC-DC轉(zhuǎn)換器,24V-97V可調(diào)輸出)
700SCFM 20SCFM
701011xxx AXIAL LEAD PRECISION WIREWOUND RESISTORS
70405xxx AXIAL LEAD PRECISION WIREWOUND RESISTORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
700-5 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:RECTIFIERS ASSEMBLIES THREE PHASE BRIDGES, 2.5 AMP, STANDARD AND FAST RECOVERY
70050 制造商:Acme Electric Corporation XXX 功能描述:TOROIDAL TRANSFORMER, Power Rating:15VA, Secondary Voltages:2 x 7V, Secondary Cu
700-500 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCB SHEARS 30CM
700-500 制造商:Mega Electronics Inc 功能描述:SHEAR PCB 30CM 制造商:Mega Electronics Inc 功能描述:SHEAR, PCB, 30CM 制造商:MEGA 功能描述:SHEAR, PCB, 30CM, Cutting Capacity Max:305mm, Aluminium Cutting Capacity:1.5mm, 制造商:MEGA 功能描述:SHEAR, PCB, 305MM, Cutting Capacity Max:305mm, Aluminum Cutting Capacity:1.5mm, External Depth:440mm, External Width:245mm, Cut Width Max:305mm , RoHS Compliant: NA
70050-002 制造商:FCI 功能描述:SET SCREW - Bulk