- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364440 > 650R-27ILF Networking Clock Source PDF資料下載
參數(shù)資料
| 型號： | 650R-27ILF |
| 英文描述： | Networking Clock Source |
| 中文描述： | 網(wǎng)絡時鐘源 |
| 文件頁數(shù)： | 1/6頁 |
| 文件大?。?/td> | 99K |
| 代理商： | 650R-27ILF |
ICS650-27
MDS 650-27 D
1
Revision 070505
Integrated Circuit Systems, Inc.
●
525 Race Street, San Jose, CA 95126
●
tel (408) 297-1201
●
www.icst.com
Networking Clock Source
Description
The ICS650-27 is a low cost, low jitter, high
performance clock synthesizer for networking
applications. Using analog Phase-Locked Loop (PLL)
techniques, the device accepts a 12.5 MHz or 25 MHz
clock or fundamental mode crystal input to produce
multiple output clocks for networking chips, PCI
devices, SDRAM, and ASICs. The ICS650-27 outputs
all have zero ppm synthesis error.
The ICS650-27 is pin compatible and functionally
equivalent to the ICS650-07. It is a performance
upgrade and is recommended for all new 3.3V
designs.
See the MK74CB214, ICS551, and ICS552-01 for
non-PLL buffer devices which produce multiple
low-skew copies of these output clocks.
See the ICS570, ICS9112-16/17/18 for zero delay
buffers that can synchronize outputs and other needed
clocks.
Features
Packaged in 20-pin (150 mil) SSOP (QSOP)
Available in Pb (lead) free package
12.5 MHz or 25 MHz fundamental crystal or clock
input
Six output clocks with selectable frequencies
SDRAM frequencies of 67, 83, 100, and 133 MHz
Buffered crystal reference output
Zero ppm synthesis error in all clocks
Ideal for PMC-Sierra’s ATM switch chips
Full CMOS output swing with 25 mA output drive
capability at TTL levels
Advanced, low-power, sub-micron CMOS process
Operating voltage of 3.3 V
Industrial temperature only
Block Diagram
Clock
Buffer/
Crystal
Oscillator
Clock
Synthesis
and Control
Circuitry
25 or 12.5 MHz
cyrstal or clock
ACS1:0
CLKA1
CCS
GND
2
BCS1:0
2
2
X1/ICLK
X2
CLKA2
CLKB1
CLKB2
CLKC1
CLKC2
REFOUT
VDD
2
/2
/2
OE (all outputs)
相關PDF資料 |
PDF描述 |
|---|---|
| 651-0300-01 | BUCHSE EINBAU DIN RUND SW 3POL |
| 651-0400-01 | BUCHSE EINBAU DIN RUND SW 4POL |
| 651-0500-01 | BUCHSE EINBAU DIN RUND SW 5POL 45GRAD |
| 651-0510-01 | BUCHSE EINBAU DIN RUND SW 5POL 60GRAD |
| 651-0520-01 | BUCHSE EINBAU DIN RUND SW 5POL DOMINO |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 650R-27ILFT | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 SYSTEM PERIPHERAL CLOCK SOURCE RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| 650S0R3AT200 | 制造商:Skyworks Solutions Inc 功能描述:CAPCC |
| 650S0R8AT200 | 制造商:American Technical Ceramics Corp 功能描述:CAPCC |
| 650S120JT200T | 制造商:American Technical Ceramics Corp 功能描述:ELECTRONIC COMPONENT |
| 650S330JT100T | 制造商:American Technical Ceramics Corp 功能描述: 制造商:ATC 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。