- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄157280 > 5962R9855201QXA 32-BIT, 12 MHz, RISC MICROCONTROLLER, CPGA144 PDF資料下載
參數(shù)資料
| 型號(hào)： | 5962R9855201QXA |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 12 MHz, RISC MICROCONTROLLER, CPGA144 |
| 封裝： | CERAMIC, PGA-144 |
| 文件頁(yè)數(shù)： | 20/64頁(yè) |
| 文件大小： | 1464K |
| 代理商： | 5962R9855201QXA |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)
27
The interrupt architecture allows for the disabling and masking
of certain interrupts. Output Register Instruction OTR
Rd,ENBL and OTR Rd,DSBL control the disable and enable
of interrupts. The content of the Rd register is a “don’t care”
for these commands. Status Register bit 9 reflects the state of
interrupts (i.e., enabled or disabled). The Mask Register
provides the ability to mask the service of user selected
interrupts. Interrupts awaiting service are reflected in the PI
Register. Execution of Input Register and Output Register
Instructions INR Rd,PI, OTR Rd,PI and OTR Rd,RPI read,
write, and clear the PI Register. To latch an interrupt into the
PI Register the corresponding bit must be a logic zero before
the event occurs. An integral part of interrupt service should
include the clearing of the appropriate bit in the PI Register.
Section 2.2.1 shows an example of clearing the PI register.
6.1.1 Interrupt Status
The architecture of the UT69R000 allows for the disabling and
masking of interrupts. If the software cannot support interrupt
service the software can disable (i.e., not recognize) interrupts.
The disable feature will prevent the servicing of all interrupts
with the exception of power fail (PFAIL) and software interrupt
(USR2). The UT69R000 will log these interrupts into the PI
Register but does not alter program flow to the interrupt vector.
Re-enabling interrupts with a non-zero PI Register will result
in the UT69R000 vectoring to the highest priority interrupt. To
prevent the service of these interrupt clear the PI Register
before re-enabling interrupts.
The mask feature allows the software to select particular
interrupts for service while masking others. The selection of
interrupts, via the mask feature, for service is controlled
through the MK Register. Input Register and Output Register
Instructions INR Rd,MK and OTR Rd,MK read and write the
MK register. The mask feature prevents the servicing of all
interrupts with the exception of PFAIL and USR2. Similiar to
the disable feature, unmasking and interrupt with a non-zero
PI Register results in the vectoring to the appropriate interrupt
vector. Writing a logical zero into a Mask Register bit location
will prevent the recognition of the specific interrupt (i.e.,
mask). To un-mask all interrupts write FFFF (hex) to the MK
register.
To enable the UT69R000 interrupts architecture the software
program enables interrupts by executing instruction OTR
Rd,ENBL, followed by a write to the Mask Register, OTR
Rd,MK. Interrupts are enabled and disabled on the falling edge
of internal clock cycle CK1 (rising edge of CK2).
6.1.2 Interrupt Processing and Vectors
The occurrence of an enabled and non-masked interrupts
results in the altering of program flow. Interrupt processing
begins by saving the present Instruction Counter Register (IC)
in the Instruction Counter Save Register (ICS) followed by
automatic disabling of all interrupts (Status Register Bit 9
equals logic 0). The UT69R000 then loads the designated
interrupt vector location into the Instruction Counter. The
UT69R000 begins interrupt service by executing the code
residing at the interrupt vector location.
Interrupt vectors reside from memory location 400 (hex) to 43C
(hex). Each interrupt is assigned a vector with four memory
locations (see table 2). These four memory locations allow for
storage of the Instruction Counter Save Register (ICS) and a
jump (JC), branch (BR), or call (CALL) to the interrupt service
routine. An example is shown below.
ISR0_INT0:
408 (hex) INR xR0, ICS
409 (hex) CALL xR18, ISR0
40A (hex) ISR0
40B (hex) NOP
Table 2. Interrupt Instruction Counter
Load Location
INTERRUPT
NUMBER
LOCATION
(HEX)
MASK-
(Y/N)
CAN USER
DISABLE
(Y/N)
ABLE
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15*
0400
0404
0408
040C
0410
0414
0418
041C
0420
0424
0428
042C
0430
0434
0438
043C
N
Y
N
Y
N
Y
N
Y
* See note on page 11.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962R9855201VXX | 32-BIT, 12 MHz, RISC MICROCONTROLLER, CPGA144 |
| 5962-9855201QZX | 32-BIT, 12 MHz, RISC MICROCONTROLLER, CQFP132 |
| 5962-9855202QZX | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CQFP132 |
| 5962F9855201QZA | 32-BIT, 12 MHz, RISC MICROCONTROLLER, CQFP132 |
| 5962F9855202QYC | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CQFP132 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962R9863601VGA | 制造商:Analog Devices 功能描述: |
| 5962R9863602VGA | 制造商:Analog Devices 功能描述:OP AMP, JFET-INPUT - Rail/Tube |
| 5962R9863701VGA | 制造商:Analog Devices 功能描述:- Rail/Tube |
| 5962R9863701VHA | 制造商:Analog Devices 功能描述:AEROSPACE LOW INPUT CURRENT OPERATIONAL AMPLIFIER - Rail/Tube |
| 5962R9863701VPA | 制造商:Analog Devices 功能描述:OP AMP, GENERAL PURPOSE - Rail/Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。