- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄157280 > 5962G9855201VZC 32-BIT, 12 MHz, RISC MICROCONTROLLER, CQFP132 PDF資料下載
參數(shù)資料
| 型號： | 5962G9855201VZC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 12 MHz, RISC MICROCONTROLLER, CQFP132 |
| 封裝： | QFP-132 |
| 文件頁數(shù)： | 14/64頁 |
| 文件大?。?/td> | 1464K |
| 代理商： | 5962G9855201VZC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
21
After the UT69R000 recognizes the current bus cycle is
finished, DS becomes inactive (transition from low to high) on
the first rising edge of OSCIN after the end of time period CK4.
The bus cycle completely ends one full clock cycle after the
end of time period CK4, when BGACK, R/WR, and the
Operand Address and Data buses enter a high-impedance state.
4.2 DMS Operation and Bus Arbitration
Figure 22 shows the timing diagram of the signal relationships
for the UT69R000 during a DMA operation. For DMA
operations, multipurprocessor, and Operand bus arbitration
functions, the UT69R000 provides four active-low control
signals for managing the Operand bus and preventing bus
contention. These signals are Bus Request (BRQ, Bus Grant
(BGNT), Bus Busy (BUSY), and Bus Grant Acknowledge
(BGACK).
Each of the four bus control signals provides a specific function
for controlling Operand bus operation. The function of each
of the four signals is given below.
Bus Request (BRQ)
The UT69R000 generates BRQ to indicate a request to use the
Operand buses. The UT69R000 retains control of the buses by
keeping the BGACK signal active until it no longer requires
the buses.
Bus Grant (BGNT)
An external arbitrator generates this input indicating to the
UT69R000 that it has the highest priority. This informs the
UT69R000 to control the Operand buses as soon as the present
bus master relinquishes bus control by asserting BUSY.
Bus Busy (BUSY)
Another bus master generates BUSY input to the UT69R000,
indicating another bus master is using the bus.
Bus Grant Acknowledge (BGACK)
The UT69R000 generates this signal to indicate it is the present
bus master. BGACK enters a high-impedance state when the
UT69R000 gives up control of the Operand buses.
CK4
CK3
CK2
CK1
OSCIN
RISC
ADDRESS
RISC
DATA
ADDRESS VALID (ACC)
NEXT ADDRESS
LRI
DATA VALID (RSn)
NEXT
Figure 19. LRI Instruction Typical Timing
INSTRUCTION
STATE1
OE
WE
相關PDF資料 |
PDF描述 |
|---|---|
| 5962G9855202QYC | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CQFP132 |
| 5962G9855202QZX | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CQFP132 |
| 5962G9855202VYC | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CQFP132 |
| 5962G9855202VZC | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CQFP132 |
| 5962H9855202VYC | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CQFP132 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 5962H94A0305QXC | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 5962H9853701 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 5962L0051502VHA | 制造商:Analog Devices 功能描述:AEROSPACE 7NS SINGLE COMPARATOR - Trays |
| 5962L0052401VGA | 功能描述:校驗器 IC RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類型: 通道數(shù)量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應時間: 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
| 5962L0052401VHA | 功能描述:校驗器 IC RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類型: 通道數(shù)量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應時間: 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。