- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67346 > 5962F1023701QXC 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 PDF資料下載
參數(shù)資料
| 型號： | 5962F1023701QXC |
| 元件分類： | 多路復(fù)用及模擬開關(guān) |
| 英文描述： | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 |
| 封裝： | CERAMIC, FLATPACK-28 |
| 文件頁數(shù)： | 12/21頁 |
| 文件大?。?/td> | 326K |
| 代理商： | 5962F1023701QXC |
2
FUNCTIONAL DESCRIPTION
All mux decoding (whether for the UT16MX116 or
UT16MX117 device) operation utilizes a Break-Before-Make
process to prevent shorting between analog data inputs during
address transitions.
UT16MX116:
The UT16MX116 utilizes a parallel interface which operates in
asynchronous mode much like discrete logic switches. During
operation, the connection between COM and the S[15:0] pins
are steered, asynchronously, based on the binary decoding of
the A[3:0] static logic levels. The address pins A[3:0] are re-
quired to hold static levels for proper mux operation. Any
change in A[3:0] pins directs the COM connection to the ap-
propriate S[x] input after approximately 100ns propagation de-
lay (including the Break-Before-Make delay). All bits (A[3:0])
of any address change should be received by the UT16MX116
within 18 ns of the first bit change for proper operation. The
asynchronous parallel interface mode requires CS to be low for
accepting a change on the address pins A[3:0]. When CS is
high, the UT16MX116 disables the address pins A[3:0], as
well as holding the last valid address state, thereby mitigating
against any single-event upsets or transients on the address bus.
UT16MX117:
The UT16MX117 utilizes a serial interface that supports the
standard that is compatible with MICROWIRE, SPI, and
QSPI. The UT16MX117 SPI interface can be depicted as
an 8-bit serial shift register controlled by SS, clocked by the ris-
ing edge of SCLK. The 8-bit shift register is for compatibility
purposes, even though this UT16MX117 serial address setting
requires only 4 bits. The four LSB of the 8-bit shift register are
the four bits decoding the mux address. When shifting data into
the part, the MSB enters the part first. The four MSB may be
set to zeroes, e.g., the 8-bit command "00001001" would set
the mux to connect COM to S[9].
The UT16MX117 is considered a slave SPI device with
MOSI (Master Out Slave In) as the data input pin to the device.
The data is shifted with D7 as the first bit into the shift register,
and also the first bit out to the MISO (Master In Slave Out) out-
put pin after eight clock cycles of SCLK. The signal on the SS
pin defines the window when the address bits are shifted into
the device. This occurs when signal on SS is low. Only when
SS is high at the close of the shifting window, does the mux de-
coding get updated and COM is directed to the decoded S[x]
input (after Break-Before-Make delay).
SPI Operations:
The SPI (Serial Peripheral Interface) is implemented as a
synchronous 8-bit serial shift register controlled by four pins:
MOSI, MISO, SCLK, and SS. This is compatible with the
SPI/QSPI standard as defined by Motorola on the
MC68HCxx line of microcontrollers. This SPI also con-
forms to the MICROWIRE interface, an SPI subset inter-
face, as defined by National Semiconductor.
The UT16MX117 SPI is always a slave device, where MO-
SI, SCLK, and SS are controlled by a master device. MISO out-
put is used as receiving slave data or to daisy chain several
SPI devices in appropriate applications.
The MUX select functionality is controlled by the four LSB of
the 8-bit SPI shift registers. When shifting, the first SCLK
rising edge clocks in the MSB first. The first falling edge of the
SCLK clocks out the 6th bit of the current values in the SPI
registers, since the 7th bit already appears at the MISO at the
start of a serial transmission before the first SCLK (Figures 5
and 6).
Reset Function (UT16MX117 Only):
The RESET pin is used to reset all internal logic circuits. RE-
SET held low also keeps all COM and S[15:0] analog I/Os in a
high impedance state. This is the recommended condition at
system power-up.
Asserting RESET (active low) resets all of the internal address
decoding registers to 0, thus steering the COM to connect to
S[0] while in the high impedance state. When RESET is de-as-
serted (high), both COM and S[0] will come out of the high im-
pedance state and COM will be driven by S[0].
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962R1023701QXC | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 |
| 5962F1023703QXC | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 |
| 5962F1023702QXC | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 |
| 5962F1023703VXC | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 |
| 5962F1023701VXC | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962F1120101QXA | 制造商:Cypress Semiconductor 功能描述:5962F1120101QXA 制造商:Cypress Semiconductor 功能描述:SYNC - Trays |
| 5962F1120101VXA | 功能描述:IC SRAM SYNC 165CGA 制造商:cypress semiconductor corp 系列:- 包裝:托盤 零件狀態(tài):在售 存儲器類型:易失 存儲器格式:SRAM 技術(shù):SRAM - 同步，QDR II+ 存儲容量:72Mb （4M x 18） 時鐘頻率:250MHz 寫周期時間 - 字，頁:- 存儲器接口:并聯(lián) 電壓 - 電源:1.7 V ~ 1.9 V 工作溫度:-55°C ~ 125°C（TA） 安裝類型:表面貼裝 封裝/外殼:165-BFCCGA 供應(yīng)商器件封裝:165-CCGA（21x25） 標(biāo)準(zhǔn)包裝:1 |
| 5962F1120102QXA | 制造商:Cypress Semiconductor 功能描述:5962F1120102QXA 制造商:Cypress Semiconductor 功能描述:SYNC - Trays |
| 5962F1120102VXA | 功能描述:IC SRAM SYNC 165CGA 制造商:cypress semiconductor corp 系列:- 包裝:托盤 零件狀態(tài):在售 存儲器類型:易失 存儲器格式:SRAM 技術(shù):SRAM - 同步，QDR II+ 存儲容量:72Mb （4M x 18） 時鐘頻率:250MHz 寫周期時間 - 字，頁:- 存儲器接口:并聯(lián) 電壓 - 電源:1.7 V ~ 1.9 V 工作溫度:-55°C ~ 125°C（TA） 安裝類型:表面貼裝 封裝/外殼:165-BFCCGA 供應(yīng)商器件封裝:165-CCGA（21x25） 標(biāo)準(zhǔn)包裝:1 |
| 5962F1120201QXA | 制造商:Cypress Semiconductor 功能描述:5962F1120201QXA 制造商:Cypress Semiconductor 功能描述:SYNC - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。