
1
FEATURES
400.0 Mbps low jitter fully differential data path
200MHz clock channel
3.3 V power supply
10mA LVDS output drivers
Input receiver fail-safe
Cold sparing all pins
Output channel-to-channel skew is 120ps max
Configurable as quad 2:1 mux, 1:2 demux, repeater or1:2
signal splitter
Fast propagation delay of 3.5ns max
Receiver input threshold < + 100 mV
Radiation-hardened design; total dose irradiation testing to
MIL-STD-883 Method 1019
- Total-dose: 300 krad(Si) and 1 Mrad(Si)
- Latchup immune (LET > 100 MeV-cm2/mg)
Packaging options:
- 64-lead flatpack
Standard Microcircuit Drawing 5962-01537
- QML Q and V compliant part
Compatible with ANSI/TIA/EIA 644-1995 LVDS
Standard
INTRODUCTION
The UT54LVDM228 is a quad 2x2 crosspoint switch utilizing
Low Voltage Differential Signaling (LVDS) technology for low
power, high speed operation. Data paths are fully differential
from input to output for low noise generation and low pulse
width distortion. The non-blocking design allows connection of
any input to any output or outputs on each switch. LVDS I/O
enable high speed data transmission for point-to point or multi-
drop interconnects. This device can be used as a high speed
differential crosspoint, 2:1 mux, 1:2 demux, repeater or 1:2
signal splitter. The mux and demux functions are useful for
switching between primary and backup circuits in fault tolerant
systems. The 1:2 signal splitter and 2:1 mux functions are useful
for distribution of a bus across several rack-mounted
backplanes.
The individual LVDS outputs can be put into Tri-State by use
of the enable pins.
All pins have Cold Spare buffers. These buffers will be high
impedance when VDD is tied to VSS.
Standard Products
UT54LVDM228 Quad 2x2 400 Mbps Crosspoint Switch
Data Sheet
August, 2002
Figure 1a. UT54LVDM228 Crosspoint Switch Block Diagram
(Partial - see Page 2 for complete diagram)
Out1+
En1
In1+
+
-
1
0
1
0
Out 2+
Sel1
En2
In2+
Sel2
+
-
In1-
Out1-
Out 2-
In2-