- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67344 > 5962-9957601QPA (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, CDIP8 PDF資料下載
參數(shù)資料
| 型號： | 5962-9957601QPA |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, CDIP8 |
| 封裝： | HERMETIC SEALED, CERAMIC, DIP-8 |
| 文件頁數(shù)： | 20/23頁 |
| 文件大?。?/td> | 531K |
| 代理商： | 5962-9957601QPA |
www.ti.com
ELECTRICAL CHARACTERISTICS (Continued)
DIGITAL INPUT TIMING REQUIREMENTS
PARAMETER MEASURMENT INFORMATION
twL
SCLK
CS
DIN
D15
D14
D13
D12
D1
D0
X
1
X
2
3
4
5 15
16
X
twH
tsu(D)
th(D)
tsu(CS-CK)
tsu(C16-CS)
TLV5638
SLAS225C – JUNE 1999 – REVISED JANUARY 2004
over recommended operating conditions, V
ref = 2.048 V, Vref= 1.024 V (unless otherwise noted)
ANALOG OUTPUT DYNAMIC PERFORMANCE
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Fast
1
3
ts(FS)
Output settling time, full scale
RL = 10 k, CL = 100 pF, See(1)
s
Slow
3.5
7
Fast
0.5
1.5
ts(CC)
Output settling time, code to code
RL = 10 k, CL = 100 pF, See (2)
s
Slow
1
2
Fast
12
SR
Slew rate
RL = 10 k, CL = 100 pF, See (3)
V/s
Slow
1.8
Glitch energy
DIN = 0 to 1, FCLK = 100 kHz, CS = VDD
5
nV-s
SNR
Signal-to-noise ratio
69
74
S/(N+D) Signal-to-noise + distortion
58
67
fs = 480 kSPS, fout = 1 kHz, RL = 10 k,
dB
CL = 100 pF
THD
Total harmonic distortion
69
57
Spurious free dynamic range
57
72
(1)
Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of
0x020 to 0xFDF and 0xFDF to 0x020 respectively. Not tested, assured by design.
(2)
Settling time is the time for the output signal to remain within ± 0.5 LSB of the final measured value for a digital input code change of
one count. Not tested, assured by design.
(3)
Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full-scale voltage.
MIN
NOM
MAX
UNIT
tsu(CS-CK)
Setup time, CS low before first negative SCLK edge
10
ns
tsu(C16-CS)
Setup time, 16th negative SCLK edge (when D0 is sampled) before CS rising edge
10
ns
twH
SCLK pulse width high
25
ns
twL
SCLK pulse width low
25
ns
tsu(D)
Setup time, data ready before SCLK falling edge
10
ns
th(D)
Hold time, data held valid after SCLK falling edge
5
ns
Figure 1. Timing Diagram
6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV5638CDR | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| TLV5638CD | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| TLV5638QD | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| TLV5638QDRG4 | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| TLV5638MFKB | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, CQCC20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962-9957701NXD | 制造商:Texas Instruments 功能描述:THS1206MDAB, ADC, 12BITSERIAL, 6MSPS - Rail/Tube |
| 5962-9958101QXC | 功能描述:LVDS 接口集成電路 RoHS:否 制造商:Texas Instruments 激勵(lì)器數(shù)量:4 接收機(jī)數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel |
| 5962-9958301Q2A | 制造商:Texas Instruments 功能描述:DC DC Cntrlr Single-OUT PWM DC to DC Controller 3.6V to 40V Input 20-Pin LCCC Tube |
| 5962-9958301QPA | 制造商:Texas Instruments 功能描述:DC DC Cntrlr Single-OUT PWM DC to DC Controller 3.6V to 40V Input 8-Pin CDIP Tube |
| 5962-9958302Q2A | 制造商:Texas Instruments 功能描述:DC DC Cntrlr Single-OUT PWM DC to DC Controller 3.6V to 40V Input 20-Pin LCCC Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。