- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360278 > 5962-9583401QXA (Aeroflex Inc.) Quad Receiver PDF資料下載
參數(shù)資料
| 型號(hào)： | 5962-9583401QXA |
| 廠商： | Aeroflex Inc. |
| 英文描述： | Quad Receiver |
| 中文描述： | 四接收機(jī) |
| 文件頁(yè)數(shù)： | 2/11頁(yè) |
| 文件大?。?/td> | 78K |
| 代理商： | 5962-9583401QXA |
2
TRUTH TABLE
PIN DESCRIPTION
APPLICATIONS INFORMATION
The UT54LVDS032 receiver’s intended use is primarily in an
uncomplicated point-to-point configuration as is shown in
Figure 3. This configuration provides a clean signaling
environment for quick edge rates of the drivers. The receiver is
connected to the driver through a balanced media which may be
a standard twisted pair cable, a parallel pair cable, or simply
PCB traces. Typically, the characteristic impedance of the media
is in the range of 100
. A termination resistor of 100
should
be selected to match the media and is located as close to the
receiver input pins as possible. The termination resistor converts
the current sourced by the driver into voltages that are detected
by the receiver. Other configurations are possible such as a
multi-receiver configuration, but the effects of a mid-stream
connector(s), cable stub(s), and other impedance discontinuities,
as well as ground shifting, noise margin limits, and total
termination loading must be taken into account.
The UT54LVDS032 differential line receiver is capable of
detecting signals as low as 100mV, over a + 1V common-mode
range centered around +1.2V. This is related to the driver offset
voltage which is typically +1.2V. The driven signal is centered
around this voltage and may shift +1V around this center point.
The +1V shifting may be the result of a ground potential
difference between the driver’s ground reference and the
receiver’s ground reference, the common-mode effects of
coupled noise or a combination of the two. Both receiver input
pins should honor their specified operating input voltage range
of 0V to +2.4V (measured from each pin to ground).
Enables
Input
Output
R
OUT
Z
H
L
H
EN
EN
R
IN+
- R
IN
-
X
V
ID
> 0.1V
V
ID
< -0.1V
Full Fail-safe
OPEN/SHORT or
Terminated
L
H
All other combinations
of ENABLE inputs
Pin No.
Name
Description
2, 6, 10, 14
R
IN+
Non-inverting receiver input pin
1, 7, 9, 15
R
IN-
Inverting receiver input pin
3, 5, 11, 13
R
OUT
Receiver output pin
4
EN
Active high enable pin, OR-ed
with EN
12
EN
Active low enable pin, OR-ed
with EN
16
V
DD
Power supply pin, +5V + 10%
8
V
SS
Ground pin
Figure 2. UT54LVDS032 Pinout
UT54LVDS032
Receiver
16
15
14
13
12
11
10
9
V
DD
R
IN4-
R
IN4+
R
OUT4
EN
R
OUT3
R
IN3+
R
IN3-
1
R
IN1-
2
3
R
IN1+
R
OUT1
4
5
6
EN
R
OUT2
R
IN2+
R
IN2-
7
8
V
SS
ENABLE
DATA
INPUT
1/4 UT54LVDS031
1/4 UT54LVDS032
+
-
DATA
OUTPUT
Figure 3. Point-to-Point Application
RT 100
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962-9583401QXC | Quad Receiver |
| 5962-9583401QXX | Quad Receiver |
| 5962F9583401QXA | Quad Receiver |
| 5962F9583401QXC | Quad Receiver |
| 5962F9583401QXX | Quad Receiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962-9583401VFA | 功能描述:LVDS 接口集成電路 RoHS:否 制造商:Texas Instruments 激勵(lì)器數(shù)量:4 接收機(jī)數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel |
| 5962-9583401VFA/SD | 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述: |
| 5962-9583601QRA | 制造商:Texas Instruments 功能描述:Flip Flop D-Type Bus Interface Pos-Edge 3-ST 1-Element 20-Pin CDIP Tube |
| 5962-9583701QA | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| 5962-9583702QXA | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。