參數(shù)資料
型號: 5962-0724701VXA
廠商: TEXAS INSTRUMENTS INC
元件分類: DAC
英文描述: PARALLEL, WORD INPUT LOADING, 0.0035 us SETTLING TIME, 14-BIT DAC, CBGA192
封裝: CERAMIC, BGA-192
文件頁數(shù): 26/30頁
文件大?。?/td> 970K
代理商: 5962-0724701VXA
www.ti.com
SGLS386A – JANUARY 2009 – REVISED DECEMBER 2009
TERMINAL FUNCTIONS (continued)
TERMINAL
Type
DESCRIPTION
NAME
BALL NO.
DB_P[8]
C2
I
Port B data bit 8
DB_N[8]
D2
I
Port B data bit 8 complement
DB_P[7]
E1
I
Port B data bit 7
DB_N[7]
D1
I
Port B data bit 7 complement
DB_P[6]
D3
I
Port B data bit 6
DB_N[6]
D4
I
Port B data bit 6 complement
DB_P[5]
F2
I
Port B data bit 5
DB_N[5]
E2
I
Port B data bit 5 complement
DB_P[4]
J1
I
Port B data bit 4
DB_N[4]
H1
I
Port B data bit 4 complement
DB_P[3]
G1
I
Port B data bit 3
DB_N[3]
F1
I
Port B data bit 3 complement
DB_P[2]
J2
I
Port B data bit 2
DB_N[2]
K2
I
Port B data bit 2 complement
DB_P[1]
K1
I
Port B data bit 1
DB_N[1]
L1
I
Port B data bit 1 complement
DB_P[0]
M1
I
Port B data bit 0 (LSB)
DB_N[0]
N1
I
Port B data bit 0 complement (LSB)
xxx
IOUT_P
M7
O
DAC current output. Full scale when all input bits are set 1.
IOUT_N
M6
O
DAC complementary current output. Full scale when all input bits are 0.
xxx
RBIASOUT
P5
O
Rbias resistor current output
RBIASIN
P4
I
Rbias resistor sense input
CSCAP
P3
O
Current source bias voltage
CSCAP_IN
P2
I
Current source bias voltage sense input
REFIO
L3
O
Bandgap reference output
REFIO_IN
L4
I
Bandgap reference sense input
xxx
RESTART
M12
I
Resets DLL when high. Low for normal DLL operation.
LVDS_HTB
P9
I
DLYCLK_P/N control, lvds mode when high, ht mode when low
INV_CLK
L12
I
Inverts the DLL target clocking relationship when high. Low for normal DLL operation.
xxx
SLEEP
P11
I
Active-high sleep
NORMAL
P13
I
High for {a0,b0,a1,b1,a2,b2, …} normal mode
A_ONLY
N10
I
High for {a0,a0,a1,a1,a2,a2, …} A_only mode
A_ONLY_INV
P12
I
High for {a0,-a0, a1,-a1,a2,-a2, ...} A_only_inv mode
A_ONLY_ZS
N13
I
High for {a0,0,a1,0,a2,0, …} A_only_zs mode
Copyright 2009, Texas Instruments Incorporated
5
Product Folder Link(s): DAC5670-SP
相關(guān)PDF資料
PDF描述
5962-0724701VXA PARALLEL, WORD INPUT LOADING, 0.0035 us SETTLING TIME, 14-BIT DAC, CBGA192
5962-0820501HYC 3-OUTPUT 12.5 W DC-DC REG PWR SUPPLY MODULE
5962-0820502HXC 3-OUTPUT 12.5 W DC-DC REG PWR SUPPLY MODULE
5962-0820501HXC 3-OUTPUT 12.5 W DC-DC REG PWR SUPPLY MODULE
5962-0820502HYC 3-OUTPUT 12.5 W DC-DC REG PWR SUPPLY MODULE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962-0724801VFA 制造商:Texas Instruments 功能描述:High Speed Differential Receiver 16-Pin CFPAK Tube 制造商:Texas Instruments 功能描述:HIGH-SPEED DIFFERENTIAL RECEIVER 制造商:Texas Instruments 功能描述:SNV55LVDS33W - Rail/Tube
5962-0822701HPA 功能描述:邏輯輸出光電耦合器 3.3V 1CH 1500Vdc Hermetically sealed RoHS:否 制造商:Fairchild Semiconductor 絕緣電壓:4243 Vrms 輸出類型:Push-Pull 最大傳播延遲時間:500 ns 最大正向二極管電壓: 最大反向二極管電壓: 最大正向二極管電流: 最大連續(xù)輸出電流:2.5 A 最大功率耗散:100 mW 最大工作溫度:+ 100 C 最小工作溫度:- 40 C 封裝 / 箱體:SO-16 封裝:Tube
5962-0822701HPC 功能描述:邏輯輸出光電耦合器 3.3V 1CH 1500Vdc Hermetically sealed RoHS:否 制造商:Fairchild Semiconductor 絕緣電壓:4243 Vrms 輸出類型:Push-Pull 最大傳播延遲時間:500 ns 最大正向二極管電壓: 最大反向二極管電壓: 最大正向二極管電流: 最大連續(xù)輸出電流:2.5 A 最大功率耗散:100 mW 最大工作溫度:+ 100 C 最小工作溫度:- 40 C 封裝 / 箱體:SO-16 封裝:Tube
5962-0822701HXA 功能描述:邏輯輸出光電耦合器 3.3V 1CH 1500Vdc Hermetically sealed RoHS:否 制造商:Fairchild Semiconductor 絕緣電壓:4243 Vrms 輸出類型:Push-Pull 最大傳播延遲時間:500 ns 最大正向二極管電壓: 最大反向二極管電壓: 最大正向二極管電流: 最大連續(xù)輸出電流:2.5 A 最大功率耗散:100 mW 最大工作溫度:+ 100 C 最小工作溫度:- 40 C 封裝 / 箱體:SO-16 封裝:Tube
5962-0822701HYA 功能描述:邏輯輸出光電耦合器 3.3V 1CH 1500Vdc Hermetically sealed RoHS:否 制造商:Fairchild Semiconductor 絕緣電壓:4243 Vrms 輸出類型:Push-Pull 最大傳播延遲時間:500 ns 最大正向二極管電壓: 最大反向二極管電壓: 最大正向二極管電流: 最大連續(xù)輸出電流:2.5 A 最大功率耗散:100 mW 最大工作溫度:+ 100 C 最小工作溫度:- 40 C 封裝 / 箱體:SO-16 封裝:Tube