![](http://datasheet.mmic.net.cn/90000/5962-005300HXA_datasheet_3474115/5962-005300HXA_3.png)
This information applies to a product which is in development. Specifications are subject to change without notice. Contact factory for most
recent information. Analog Devices Sensitive Material - not to be reproduced or distributed without permission.
Rev. Pr E
3
TARGET SPECIFICATIONS
AD13280
Electrical Characteristics (AV
CC
=5V; AV
EE
=-5V; DV
CC
=+3.3V applies to each ADC with Front-End Amplifier unless otherwise noted)
Mil
AD13280BZ
Parameter
Temp
Test
Sub-
Min
Typ
Max
Units
Level
Group
SPURIOUS-FREE DYNAMIC RANGE
3,7
Analog Input @ 10MHz
+25
°C
I
4
75
80
dBFS
-40
°C
II
5
69
+85
°C
II
6
75
Analog Input @ 21MHz
+25
°C
I
4
68
79
dBFS
-40
°C
II
5
66
+85
°C
II
6
68
Analog Input @ 37MHz
+25
°C
I
4
56
62
dBFS
-40
°C
II
5
54
+85
°C
II
6
56
SINGLE-ENDED ANALOG INPUT
Passband ripple to 10MHz
+25
°C
V
.05
dB
Passband ripple to 25MHz
+25
°C
V
0.1
dB
DIFFERENTIAL ANALOG INPUT
Passband ripple to 10MHz
+25
°C
V
0.3
dB
Passband ripple to 25MHz
+25
°C
V
.82
dB
TWO-TONELINEARITY
8
f
IN
= 9.1MHz and 10.1MHz
+25
°C
I
4
75
80
dbc
f
1
and f
2
are -7dB
-40
°C
II
5
71
+85
°C
II
6
75
f
IN
= 19.1MHz and 20.7MHz
+25
°C
V
4
77
dbc
f
1
and f
2
are -7dB
f
IN
= 36MHz and 37MHz
+25
°C
V
4
60
dbc
f
1
and f
2
are -7dB
CHANNEL-TO-CHANNEL ISOLATION
9
+25
°C
IV
12
90
dB
TRANSIENT RESPONSE
+25
°C
V
25
nS
DIGITAL OUTPUTS
10
Logic Compatibility
CMOS
DVCC = +3.3V
Logic "1" Voltage
Full
I
1,2,3
2.8
DVCC-0.2
V
Logic "0" Voltage
Full
I
1,2,3
0.2
0.5
V
DVCC = +5V
Logic "1" Voltage
Full
V
DVCC-0.3
V
Logic "0" Voltage
Full
V
0.35
V
Output Coding
Two's Complement
POWER SUPPLY
AV
CC
Supply Voltage
12
Full
IV
4.75
+5.0
5.25
V
I (AV
CC
) Current
Full
I
1,2,3
294
308
mA
AV
EE
Supply Voltage
12
Full
IV
-5.25
-5.0
-4.75
V
I (AV
EE
) Current
Full
I
1,2,3
41
49
mA
DV
CC
Supply Voltage
12
Full
IV
3.135
3.3V
3.465
V
I (DV
CC
) Current
Full
I
1,2,3
34
42
mA
I
CC
(Total) Supply Current per Channel
Full
I
1,2,3
369
399
mA
Power Dissipation (Total)
Full
I
1,2,3
3.57
3.8
W
Power Supply Rjection Ratio (PSRR)
Full
I
7,8
0.001
0.02
%FSR/%Vs
NOTES
1.
Gain tests are performed on AMP-IN-X-1input voltage range.
2.
Full Power Bandwidth is the frequency at which the spectral power of the fundamental frequency (as determined by FFT analysis) is reduced by 3dB.
3.
All AC specifications tested by driving ENCODE and ENCODE differentially. Single-ended input: AMP-IN-X-1 = 1Vpp, AMP-IN-X-2 = GND
4.
Minimum and Maximum conversion rates allow for variation in Encode Duty Cycle of 50%
±5%.
5.
Analog Input signal power at -1 dBFS; signal-to-noise ratio (SNR) is the ratio of signal level to total noise (first 5 harmonics removed).
Encode = 80MSPS. SNR is reported in dBFS, related back to converter full scale.
6.
Analog Input signal power at -1 dBFS; signal-to-noise and distortion (SINAD) is the ratio of signal level to total noise + harmonics.
Encode = 80MSPS. SINAD is reported in dBFS, related back to converter full scale.
7.
Analog Input signal at -1 dBFS; SFDR is ratio of converter fullscale to worst spur.
8.
Both input tones at -7 dBFS; two tone intermodulation distortion (IMD) rejection is the ratio of either tone to the worst 3rd order intermod product.
9.
Channel to Channel Isolation tested with A channel grounded and a Fullscale signal applied to B channel.
10.
Digital output logic levels: DV
CC = 3.3V, CLOAD = 10pF. Capacitive loads > 10pF will degrade performance.
11.
For differential input: +IN = 1Vpp and -IN = 1Vpp (signals are 180
° out of phase). For single-ended input: +IN = 2Vpp and = -IN = GND.
12.
Supply voltage recommended operating range