參數(shù)資料
型號: 554AC000274BGR
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 693.483 MHz, LVPECL OUTPUT
封裝: ROHS COMPLIANT, SMD, 8 PIN
文件頁數(shù): 1/115頁
文件大?。?/td> 3254K
代理商: 554AC000274BGR
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si554
QUAD FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si554 quad frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si554 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXOs where a
different crystal is required for each output frequency, the Si554 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si554 IC-based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Four selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
ADC
VDD
CLK+
CLK-
Vc
OE
GND
FS1
FS0
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
OE
VDD
CLK+
CLK–
FS[1]
FS[0]
8
7
相關(guān)PDF資料
PDF描述
554AE000141BG VCXO, CLOCK, 693.48299 MHz, LVPECL OUTPUT
550CE77M7600BGR VCXO, CLOCK, 77.76 MHz, CMOS OUTPUT
550AD166M629BG VCXO, CLOCK, 166.629 MHz, LVPECL OUTPUT
552AC000122BG VCXO, CLOCK, 125 MHz, LVPECL OUTPUT
550AB622M080BGR VCXO, CLOCK, 622.08 MHz, LVPECL OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
554AC000274DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 624.6938MHZ/657.4219MHZ/669.3265MHZ/693.483MHZ VC - Tape and Reel
554AC000282DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 622.08MHZ/644.53125MHZ/666.51429MHZ/669.32658MHZ - Tape and Reel
554AC000301DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 216.3MHZ/237.7MHZ/454.4MHZ/475.8MHZ VCXO LVPECL 6 - Tape and Reel
554AC000311DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 669.32658MHZ/693.48299MHZ/775.06922MHZ/777.6MHZ V - Tape and Reel
554AC000338DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 669.32658MHZ/687.70025MHZ/716.57316MHZ/748.07089M - Tape and Reel