- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄114587 > 554AC000121BGR (SILICON LABORATORIES) VCXO, CLOCK, 690.5692 MHz, LVPECL OUTPUT PDF資料下載
參數(shù)資料
| 型號： | 554AC000121BGR |
| 廠商： | SILICON LABORATORIES |
| 元件分類： | VCXO, clock |
| 英文描述： | VCXO, CLOCK, 690.5692 MHz, LVPECL OUTPUT |
| 封裝： | ROHS COMPLIANT, SMD, 8 PIN |
| 文件頁數(shù)： | 83/115頁 |
| 文件大?。?/td> | 3254K |
| 代理商： | 554AC000121BGR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁當(dāng)前第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁
Si554
Rev. 0.5
7
3. Ordering Information
The Si554 was designed to support a variety of options including frequency, temperature stability, tuning slope,
output format, and VDD.
Specific device configurations are programmed into the Si554 at time of shipment.
Configurations are specified using the Part Number Configuration chart shown below. Silicon Labs provides a web
browser-based
part
number
configuration
utility
to
simplify
this
process.
Refer
to
www.silabs.com/VCXOPartNumber to access this tool and for further ordering instructions. The Si554 VCXO
series is supplied in an industry-standard, RoHS compliant, lead-free, 8-pad, 5 x 7 mm package. Tape and reel
packaging is an ordering option.
Figure 1. Part Number Convention
Example Part Number: 554AF000124BGR is a 5 x 7 mm Quad VCXO in an 8 pad package. Since the six digit code (000124) is > 000100, f0 is
622.08 MHz (lowest frequency), f1 is 644.53125, f2 is 657.42188, and f3 is 669.32658 MHz (highest frequency), with a 3.3 V supply, LVPECL
output, and Output Enable active high polarity. Temperature stability is specified as ±50 ppm and the tuning slope is 135 ppm/V. The part is specified
for a –40 to +85 C° ambient temperature range operation and is shipped in tape and reel format.
R = Tape & Reel
Blank = Trays
Operating Temp Range (°C)
G
–40 to +85 °C
Device Revision Letter
2nd Option Code
Temperature
Tuning Slope
Minimum APR
Stability
Kv
(±ppm)
Code
± ppm (max)
ppm/V (typ)
@ 3.3 V
@ 2.5 V
@ 1.8 V
A
100
180
100
75
25
B
100
90
30
Note 6
C
50
180
150
125
75
D50
90
80
30
25
E
20
45
25
Note 6
F
50
135
100
75
50
Notes:
1. For best jitter and phase noise performance, always choose the smallest Kv that meets
the application’s minimum APR requirements. Unlike SAW-based solutions which
require higher higher Kv values to account for their higher temperature dependence,
the Si55x series provides lower Kv options to minimize noise coupling and jitter in real-
world PLL designs. See AN255 and AN266 for more information.
2. APR is the ability of a VCXO to track a signal over the product lifetime. A VCXO with an
APR of ±25 ppm is able to lock to a clock with a ±25 ppm stability, over 15 years.
3. Nominal Pull range (±) = 0.5 x VDD x tuning slope.
4. Nominal Absolute Pull Range (±APR) = Pull range – stability – lifetime aging
=0.5 x VDD x tuning slope – stability – 10 ppm
5. Minimum APR values noted above include worst case values for all parameters.
6. Combination not available.
554 Quad VCXO
Product Family
6-digit Frequency Designator Code
Four unique frequencies can be specified within the following bands of frequencies: 10 to
945 MHz, 970 to 1134 MHz, and 1213 to 1417 MHz. A six digit code will be assigned for
the specified combination of frequencies. Codes > 000100 refer to XOs programmed with
the lowest frequency value selected when FS[1:0] = 00, and the highest value when
FS[1:0] = 11. Six digit codes < 000100 refer to XOs programmed with the highest
frequency value selected when FS[1:0] = 00, and the lowest value when FS[1:0] = 11.
554
X
XXXXXX
B
G
R
1st Option Code
VDD Output Format Output Enable Polarity
A
3.3
LVPECL
High
B
3.3
LVDS
High
C
3.3
CMOS
High
D3.3
CML
High
E
2.5
LVPECL
High
F
2.5
LVDS
High
G
2.5
CMOS
High
H2.5
CML
High
J
1.8
CMOS
High
K1.8
CML
High
M
3.3
LVPECL
Low
N
3.3
LVDS
Low
P
3.3
CMOS
Low
Q
3.3
CML
Low
R
2.5
LVPECL
Low
S
2.5
LVDS
Low
T
2.5
CMOS
Low
U
2.5
CML
Low
V
1.8
CMOS
Low
W
1.8
CML
Low
Note:
CMOS available to 160 MHz.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 550AC729M155BG | VCXO, CLOCK, 729.155 MHz, LVPECL OUTPUT |
| 552BD000216BGR | VCXO, CLOCK, 1090 MHz, LVDS OUTPUT |
| 552CC000230BGR | VCXO, CLOCK, 24.576 MHz, CMOS OUTPUT |
| 552AD000127BG | VCXO, CLOCK, 693.48299 MHz, LVPECL OUTPUT |
| 550AC250M000BGR | VCXO, CLOCK, 250 MHz, LVPECL OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 554AC000124DG | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 622.08MHZ/644.53125MHZ/657.42188MHZ/669.32658MHZ - Trays |
| 554AC000124DGR | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 622.08MHZ/644.53125MHZ/657.42188MHZ/669.32658MHZ - Tape and Reel |
| 554AC000141DG | 功能描述:OSC CRYSTAL 141MHZ SMD 7X5 RoHS:是 類別:晶體和振蕩器 >> 振蕩器 系列:Si554 標(biāo)準(zhǔn)包裝:1 系列:VG-4512CA 類型:VCXO 頻率:153.6MHz 功能:三態(tài)（輸出啟用） 輸出:LVPECL 電源電壓:3.3V 頻率穩(wěn)定性:- 工作溫度:-40°C ~ 85°C 電流 - 電源（最大）:60mA 額定值:- 安裝類型:表面貼裝 尺寸/尺寸:0.276" L x 0.197" W（7.00mm x 5.00mm） 高度:0.071"（1.80mm） 封裝/外殼:6-SMD，無引線（DFN，LCC） 包裝:Digi-Reel® 電流 - 電源（禁用）（最大）:- 其它名稱:SER3790DKR |
| 554AC000141DGR | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 622.08MHZ/644.53125MHZ/669.3265MHZ/693.48299MHZ V - Tape and Reel |
| 554AC000189DG | 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 10MHZ VCXO LVPECL 6-PIN SMD - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。