參數(shù)資料
型號(hào)： 552AF000207BG
廠商： SILICON LABORATORIES
元件分類(lèi)： VCXO, clock
英文描述： VCXO, CLOCK, 625 MHz, LVPECL OUTPUT
封裝： ROHS COMPLIANT, SMD, 6 PIN
文件頁(yè)數(shù)： 34/80頁(yè)
文件大小： 3734K
代理商： 552AF000207BG
Si552
4
Rev. 0.5
Table 5. CLK± Output Phase Jitter
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Phase Jitter (RMS)1,2,3
for FOUT > 500 MHz
φ
J
Kv = 45 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
0.35
0.38
—
ps
Kv = 90 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
0.43
0.41
—
Kv = 135 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
0.52
0.46
—
Kv = 180 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
0.64
0.52
—
Phase Jitter (RMS)1,2,3
for FOUT of 125 to 500 MHz
φ
J
Kv = 45 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
0.42
0.58
—
ps
Kv = 90 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
0.48
0.60
—
Kv = 135 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
0.57
0.64
—
Kv = 180 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
0.67
0.68
—
Notes:
1. Differential Modes: LVPECL/LVDS/CML. Refer to AN255, AN256, and AN266 for further information.
2. For best jitter and phase noise performance, always choose the smallest KV that meets the application’s minimum APR
requirements. See “AN266: VCXO Tuning Slope (KV), Stability, and Absolute Pull Range (APR)” for more information.
3. See “AN255: Replacing 622 MHz VCSO devices with the Si550 VCXO” for comparison highlighting power supply
rejection (PSR) advantage of Si55x versus SAW-based solutions.
Table 6. CLK± Output Period Jitter
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Period Jitter*
for FOUT < 160 MHz
JPER
RMS
—
2
—
ps
Peak-to-Peak
—
14
—
*Note: Any output mode, including CMOS, LVPECL, LVDS, CML. N = 1000 cycles. Refer to AN279 for further information.
相關(guān)PDF資料
PDF描述
550CE80M0000BGR VCXO, CLOCK, 80 MHz, CMOS OUTPUT
552AD000124BGR VCXO, CLOCK, 212.5 MHz, LVPECL OUTPUT
550AB1250M00BGR VCXO, CLOCK, 1250 MHz, LVPECL OUTPUT
550AC000135DG VCXO, CLOCK, 696.4215 MHz, LVPECL OUTPUT
554DC000197BG VCXO, CLOCK, 132.8125 MHz, CMOS/TTL OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
552AF000207DG 制造商:Silicon Laboratories Inc 功能描述:
552AF000207DGR 制造商:Silicon Laboratories 功能描述:Controlled Oscillator 622.08MHz/625MHz VCXO LVPECL 6-Pin SMD T/R
552AF000213DG 制造商:Silicon Laboratories Inc 功能描述:DUAL VCXO, LVPECL, 3.3V - Trays
552AF000213DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
552AF000256DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*