- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄116187 > 552AD000127DG (SILICON LABORATORIES) VCXO, CLOCK, LVPECL OUTPUT PDF資料下載
參數(shù)資料
| 型號(hào)： | 552AD000127DG |
| 廠商： | SILICON LABORATORIES |
| 元件分類： | VCXO, clock |
| 英文描述： | VCXO, CLOCK, LVPECL OUTPUT |
| 封裝： | ROHS COMPLIANT PACKAGE-6 |
| 文件頁數(shù)： | 13/14頁 |
| 文件大?。?/td> | 236K |
| 代理商： | 552AD000127DG |
Si552
8
Rev. 0.6
3. Ordering Information
The Si552 supports a variety of options including frequency, temperature stability, tuning slope, output format, and
VDD.
Specific device configurations are programmed into the Si552 at time of shipment. Configurations are
specified using the Part Number Configuration chart shown below. Silicon Labs provides a web browser-based part
number configuration utility to simplify this process. Refer to www.silabs.com/VCXOPartNumber to access this tool
and for further ordering instructions. The Si552 VCXO series is supplied in an industry-standard, RoHS-compliant,
lead-free, 6-pad, 5 x 7 mm package. Tape and reel packaging is an ordering option.
Figure 1. Part Number Convention
DD
R = Tape & Reel
Blank = Trays
Operating Temp Range (°C)
G
–40 to +85 °C
Device Revision Letter
552 Dual VCXO
Product Family
1st Option Code
Code
VDD
Output Format
A
3.3
LVPECL
B3.3
LVDS
C3.3
CMOS
D3.3
CML
E
2.5
LVPECL
F2.5
LVDS
G2.5
CMOS
H2.5
CML
J1.8
CMOS
K1.8
CML
Notes:
CMOS available to 160 MHz.
552
X
XXXXXX
D
G
R
2nd Option Code
Temperature
Tuning Slope
Minimum APR
Stability
Kv
(±ppm) for VDD @
Code
± ppm (max)
ppm/V (typ)
3.3 V
2.5 V
1.8 V
A
100
180
100
75
25
B
100
90
30
Note 6
C
50
180
150
125
75
D50
90
80
30
25
E
20
45
25
Note 6
F
50
135
100
75
50
G
20
356
375
300
235
H
20
180
185
145
105
J
20
135
130
104
70
K
100
356
295
220
155
M
20
33
12
Note 6
Notes:
1. For best jitter and phase noise performance, always choose the smallest Kv that meets
the application’s minimum APR requirements. Unlike SAW-based solutions which
require higher higher Kv values to account for their higher temperature dependence,
the Si55x series provides lower Kv options to minimize noise coupling and jitter in real-
world PLL designs. See AN255 and AN266 for more information.
2. APR is the ability of a VCXO to track a signal over the product lifetime. A VCXO with an
APR of ±25 ppm is able to lock to a clock with a ±25 ppm stability over 15 years over all
operating conditions.
3. Nominal Pull range (±) = 0.5 x VDD x tuning slope.
4. Nominal Absolute Pull Range (±APR) = Pull range – stability – lifetime aging
=0.5 x VDD x tuning slope – stability – 10 ppm
5. Minimum APR values noted above include worst case values for all parameters.
6. Combination not available.
Example Part Number: 552AF000108DGR is a 5x7mm Dual VCXO in a 6 pad package. Since the six digit code (000108) is >
000100, f0 is 644.53125 MHz (lower frequency) and f1 is 693.48299 (higher frequency), with a 3.3V supply and LVPECL output.
Temperature stability is specified as ± 50 ppm and the tuning slope is 135 ppm/V. The part is specified for a -40 to +85 C° ambient
temperature range operation and is shipped in tape and reel format.
6-digit Frequency Designator Code
Two unique frequencies can be specified within the following bands of frequencies: 10 to
945 MHz, 970 to 1134 MHz, and 1213 to 1417 MHz. A six digit code will be assigned for
the specified combination of frequencies. Codes > 000100 refer to dual XOs programmed
with the lower frequency value selected when FS = 0, and the higher value when FS = 1.
Six digit codes < 000100 refer to dual XOs programmed with the higher frequency value
selected when FS = 0, and the lower value when FS = 1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5G14D-80M-50.000 | VCXO, CLOCK, 50 MHz, CMOS/TTL OUTPUT |
| 550CA125M000BG | VCXO, CLOCK, 125 MHz, CMOS OUTPUT |
| 5GS14-E-80T-FREQ | VCXO, SINE OUTPUT, 10 MHz - 156 MHz |
| 5GSR44G-E-100T-FREQ | VCXO, SINE OUTPUT, 10 MHz - 30 MHz |
| 5GSR44G-F-100M-FREQ | VCXO, SINE OUTPUT, 10 MHz - 30 MHz |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 552AD000191DG | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 622.08MHZ/672.16271MHZ VCXO LVPECL 6PIN - Trays |
| 552AD000215DG | 制造商:Silicon Laboratories Inc 功能描述: |
| 552AD000226DG | 功能描述:VCXO振蕩器 Dual VCXO 7mmx5mm 6 pin RoHS:否 制造商:Fox 封裝 / 箱體:5 mm x 3.2 mm 頻率:19.2 Mhz 頻率穩(wěn)定性:2.5 PPM 輸出格式: 封裝:Reel 電源電壓:3 V 端接類型:SMD/SMT 尺寸:3.2 mm W x 5 mm L x 1.5 mm H 最小工作溫度:- 20 C 最大工作溫度:+ 75 C |
| 552AD000270DG | 功能描述:VCXO振蕩器 148.5/148.351648MHZ RoHS:否 制造商:Fox 封裝 / 箱體:5 mm x 3.2 mm 頻率:19.2 Mhz 頻率穩(wěn)定性:2.5 PPM 輸出格式: 封裝:Reel 電源電壓:3 V 端接類型:SMD/SMT 尺寸:3.2 mm W x 5 mm L x 1.5 mm H 最小工作溫度:- 20 C 最大工作溫度:+ 75 C |
| 552AD000293DG | 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 622.08MHZ/672.16266MHZ VCXO LVPECL 6-P - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。