參數(shù)資料
型號: 550TDFREQBG
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 10 MHz - 160 MHz, CMOS OUTPUT
封裝: ROHS COMPLIANT PACKAGE-6
文件頁數(shù): 12/45頁
文件大?。?/td> 691K
代理商: 550TDFREQBG
Si550
2
Rev. 0.5
1. Electrical Specifications
Table 1. Recommended Operating Conditions
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Supply Voltage1
VDD
3.3 V option
2.97
3.3
3.63
V
2.5 V option
2.25
2.5
2.75
1.8 V option
1.71
1.8
1.89
Supply Current
IDD
Output enabled
LVPECL
CML
LVDS
CMOS
120
108
99
90
130
117
108
98
mA
TriState mode
60
70
Output Enable (OE)2
VIH
0.75 x VDD
——
V
VIL
——
0.5
Operating Temperature Range3
TA
–40
85
C
Notes:
1. Selectable parameter specified by part number. See Section 3. "Ordering Information" on page 7 for further details.
2. OE pin includes a 17 k
pullup resistor to VDD. Pulling OE to ground causes outputs to tristate.
3. If the device is powered up below –20 C and the ambient temperature rises by approximately 105 C during normal
operation, the device will perform a one-time recalibration. The output is squelched for approximately 2–3 ms during
this recalibration.
Table 2. VC Control Voltage Input
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Control Voltage Tuning Slope1,2,3
KV
10 to 90% of VDD
—45
90
135
180
ppm/V
Control Voltage Linearity4
LVC
BSL
–5
±1
+5
%
Incremental
–10
±5
+10
Modulation Bandwidth
BW
9.3
10.0
10.7
kHz
VC Input Impedance
ZVC
500
k
Nominal Control Voltage
VCNOM
@ fO
—3/8 x VDD
—V
Control Voltage Tuning Range
VC
0VDD
V
Notes:
1. Positive slope; selectable option by part number. See Section 3. "Ordering Information" on page 7.
2. For best jitter and phase noise performance, always choose the smallest KV that meets the application’s minimum APR
requirements. See “AN266: VCXO Tuning Slope (KV), Stability, and Absolute Pull Range (APR)” for more information.
3. KV variation is ±28% of typical values.
4. BSL determined from deviation from best straight line fit with VC ranging from 10 to 90% of VDD. Incremental slope
determined with VC ranging from 10 to 90% of VDD.
相關(guān)PDF資料
PDF描述
550JCFREQBGR VCXO, CLOCK, 10 MHz - 160 MHz, CMOS OUTPUT
550JFFREQBGR VCXO, CLOCK, 10 MHz - 160 MHz, CMOS OUTPUT
550QCFREQBGR VCXO, CLOCK, 10 MHz - 945 MHz, CMOS OUTPUT
550RCFREQBGR VCXO, CLOCK, 10 MHz - 945 MHz, LVPECL OUTPUT
550CFFREQBGR VCXO, CLOCK, 10 MHz - 160 MHz, CMOS OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
550TR 功能描述:電池座、電池扣和電池接頭 matteTin Plate 50 On Tape/Reel 500pcs RoHS:否 制造商:Eagle Plastic Devices 產(chǎn)品:Battery Snaps 電池組電池大小:9 V 電池數(shù)量:1 端接類型:Snaps 顏色:Black 材料:Polyvinyl Chloride (PVC) 安裝風(fēng)格:Snap-In
550U104MCARB 功能描述:CAP CER 0.1UF 6.3V 0301 制造商:american technical ceramics 系列:UBC? ATC 550U 包裝:帶卷(TR) 零件狀態(tài):在售 電容:0.1μF 容差:±20% 電壓 - 額定:6.3V 溫度系數(shù):- 工作溫度:-55°C ~ 85°C 特性:鍍薄金端接 等級:- 應(yīng)用:射頻,微波,高頻,旁通,去耦 故障率:- 安裝類型:表面貼裝,MLCC 封裝/外殼:0301 (0803 Metric) 大小/尺寸:0.034" 長 x 0.013" 寬(0.86mm x 0.33mm) 高度 - 安裝(最大值):- 厚度(最大值):0.017"(0.43mm) 引線間距:- 引線形式:- 標(biāo)準(zhǔn)包裝:500
550U104MCARD 功能描述:CAP CER 0.1UF 6.3V 0301 制造商:american technical ceramics 系列:UBC? ATC 550U 包裝:帶卷(TR) 零件狀態(tài):在售 電容:0.1μF 容差:±20% 電壓 - 額定:6.3V 溫度系數(shù):- 工作溫度:-55°C ~ 85°C 特性:鍍薄金端接 等級:- 應(yīng)用:射頻,微波,高頻,旁通,去耦 故障率:- 安裝類型:表面貼裝,MLCC 封裝/外殼:0301 (0803 Metric) 大小/尺寸:0.034" 長 x 0.013" 寬(0.86mm x 0.33mm) 高度 - 安裝(最大值):- 厚度(最大值):0.017"(0.43mm) 引線間距:- 引線形式:- 標(biāo)準(zhǔn)包裝:1,000
550U104MCARN 功能描述:CAP CER 0.1UF 6.3V 0301 制造商:american technical ceramics 系列:UBC? ATC 550U 包裝:帶卷(TR) 零件狀態(tài):在售 電容:0.1μF 容差:±20% 電壓 - 額定:6.3V 溫度系數(shù):- 工作溫度:-55°C ~ 85°C 特性:鍍薄金端接 等級:- 應(yīng)用:射頻,微波,高頻,旁通,去耦 故障率:- 安裝類型:表面貼裝,MLCC 封裝/外殼:0301 (0803 Metric) 大小/尺寸:0.034" 長 x 0.013" 寬(0.86mm x 0.33mm) 高度 - 安裝(最大值):- 厚度(最大值):0.017"(0.43mm) 引線間距:- 引線形式:- 標(biāo)準(zhǔn)包裝:4,000
550-VC6DT2 制造商:MTU 制造商全稱:MTU 功能描述:DIESEL ENGINE-GENERATOR SET