參數(shù)資料
型號(hào): 550NJ125M000DGR
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 125 MHz, LVDS OUTPUT
封裝: ROHS COMPLIANT PACKAGE-6
文件頁(yè)數(shù): 2/14頁(yè)
文件大?。?/td> 230K
代理商: 550NJ125M000DGR
Si550
10
Rev. 0.6
5. Outline Diagram and Suggested Pad Layout
Figure 3 illustrates the package details for the Si550. Table 12 lists the values for the dimensions shown in the
illustration.
Figure 3. Si550 Outline Diagram
Table 12. Package Diagram Dimensions (mm)
Dimension
Min
Nom
Max
A
1.45
1.65
1.85
b1.2
1.4
1.6
c0.60 TYP.
D
7.00 BSC.
D1
6.10
6.2
6.30
e
2.54 BSC.
E
5.00 BSC.
E1
4.30
4.40
4.50
L
1.07
1.27
1.47
S
1.815 BSC.
R
0.7 REF.
aaa
0.15
bbb
0.15
ccc
0.10
ddd
0.10
相關(guān)PDF資料
PDF描述
550PC027M000DG VCXO, CLOCK, 27 MHz, CMOS OUTPUT
550CM020M000DG VCXO, CLOCK, 20 MHz, CMOS OUTPUT
550FC400M000DGR VCXO, CLOCK, 400 MHz, LVDS OUTPUT
554AH000331DG VCXO, CLOCK, LVPECL OUTPUT
5G14E-200M-FREQ VCXO, CLOCK, 1 MHz - 50 MHz, CMOS/TTL OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
550NJ727M273DG 制造商:Silicon Laboratories Inc 功能描述:SINGLE VCXO 6 PIN 0.5PS RS JTR (NCNR)
550PB100 制造商:n/a 功能描述:Power SCR
550PB120 制造商:n/a 功能描述:Power SCR
550PB30 制造商:n/a 功能描述:Power SCR
550PB40 制造商:n/a 功能描述:Power SCR