參數(shù)資料
型號： 550CE120M000BGR
廠商： SILICON LABORATORIES
元件分類： VCXO, clock
英文描述： VCXO, CLOCK, 120 MHz, CMOS OUTPUT
封裝： ROHS COMPLIANT, SMD, 6 PIN
文件頁數(shù)： 12/44頁
文件大?。?/td> 556K
代理商： 550CE120M000BGR
Si550
2
Rev. 0.5
1. Electrical Specifications
Table 1. Recommended Operating Conditions
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Supply Voltage1
VDD
3.3 V option
2.97
3.3
3.63
V
2.5 V option
2.25
2.5
2.75
1.8 V option
1.71
1.8
1.89
Supply Current
IDD
Output enabled
LVPECL
CML
LVDS
CMOS
—
120
108
99
90
130
117
108
98
mA
TriState mode
—
60
70
Output Enable (OE)2
VIH
0.75 x VDD
——
V
VIL
——
0.5
Operating Temperature Range3
TA
–40
—
85
C
Notes:
1. Selectable parameter specified by part number. See Section 3. "Ordering Information" on page 7 for further details.
2. OE pin includes a 17 k
pullup resistor to VDD. Pulling OE to ground causes outputs to tristate.
3. If the device is powered up below –20 C and the ambient temperature rises by approximately 105 C during normal
operation, the device will perform a one-time recalibration. The output is squelched for approximately 2–3 ms during
this recalibration.
Table 2. VC Control Voltage Input
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Control Voltage Tuning Slope1,2,3
KV
10 to 90% of VDD
—45
90
135
180
—
ppm/V
Control Voltage Linearity4
LVC
BSL
–5
±1
+5
%
Incremental
–10
±5
+10
Modulation Bandwidth
BW
9.3
10.0
10.7
kHz
VC Input Impedance
ZVC
500
—
k
Nominal Control Voltage
VCNOM
@ fO
—3/8 x VDD
—V
Control Voltage Tuning Range
VC
0VDD
V
Notes:
1. Positive slope; selectable option by part number. See Section 3. "Ordering Information" on page 7.
2. For best jitter and phase noise performance, always choose the smallest KV that meets the application’s minimum APR
requirements. See “AN266: VCXO Tuning Slope (KV), Stability, and Absolute Pull Range (APR)” for more information.
3. KV variation is ±28% of typical values.
4. BSL determined from deviation from best straight line fit with VC ranging from 10 to 90% of VDD. Incremental slope
determined with VC ranging from 10 to 90% of VDD.
相關(guān)PDF資料
PDF描述
550CC79M7060BGR VCXO, CLOCK, 79.706 MHz, CMOS OUTPUT
550NE92M1600BGR VCXO, CLOCK, 92.16 MHz, LVDS OUTPUT
550MD155M520BGR VCXO, CLOCK, 155.52 MHz, LVPECL OUTPUT
550AE400M000BGR VCXO, CLOCK, 400 MHz, LVPECL OUTPUT
550CC50M0000BGR VCXO, CLOCK, 50 MHz, CMOS OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
550CE122M880DG 功能描述:VCXO振蕩器 SNGL VCXO 6 PIN 7mm x 5mm RoHS:否 制造商:Fox 封裝 / 箱體:5 mm x 3.2 mm 頻率:19.2 Mhz 頻率穩(wěn)定性:2.5 PPM 輸出格式: 封裝:Reel 電源電壓:3 V 端接類型:SMD/SMT 尺寸:3.2 mm W x 5 mm L x 1.5 mm H 最小工作溫度:- 20 C 最大工作溫度:+ 75 C
550CE1231 功能描述:鋁質(zhì)電解電容器-螺旋式接線端 1000UF RoHS:否 制造商:Cornell Dubilier 電容:2400 uF 容差:- 10 %, + 50 % 電壓額定值:450 V ESR:38 mOhms 工作溫度范圍:- 40 C to + 85 C 系列:CGS 直徑:76 mm (3 in) 長度:143 mm (5.625 in) 引線間隔:31.75 mm (1.25 in) 產(chǎn)品:Computer Grade Electrolytic Capacitors
550CE1232 功能描述:鋁質(zhì)電解電容器-螺旋式接線端 4700UF 500V RoHS:否 制造商:Cornell Dubilier 電容:2400 uF 容差:- 10 %, + 50 % 電壓額定值:450 V ESR:38 mOhms 工作溫度范圍:- 40 C to + 85 C 系列:CGS 直徑:76 mm (3 in) 長度:143 mm (5.625 in) 引線間隔:31.75 mm (1.25 in) 產(chǎn)品:Computer Grade Electrolytic Capacitors
550CE1233 功能描述:鋁質(zhì)電解電容器-螺旋式接線端 5600UF 250V RoHS:否 制造商:Cornell Dubilier 電容:2400 uF 容差:- 10 %, + 50 % 電壓額定值:450 V ESR:38 mOhms 工作溫度范圍:- 40 C to + 85 C 系列:CGS 直徑:76 mm (3 in) 長度:143 mm (5.625 in) 引線間隔:31.75 mm (1.25 in) 產(chǎn)品:Computer Grade Electrolytic Capacitors
550CE1234 功能描述:鋁質(zhì)電解電容器-螺旋式接線端 47KUF 35V RoHS:否 制造商:Cornell Dubilier 電容:2400 uF 容差:- 10 %, + 50 % 電壓額定值:450 V ESR:38 mOhms 工作溫度范圍:- 40 C to + 85 C 系列:CGS 直徑:76 mm (3 in) 長度:143 mm (5.625 in) 引線間隔:31.75 mm (1.25 in) 產(chǎn)品:Computer Grade Electrolytic Capacitors
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*