參數(shù)資料
型號: 550CD64M0000BG
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 64 MHz, CMOS OUTPUT
封裝: ROHS COMPLIANT, SMD, 6 PIN
文件頁數(shù): 34/44頁
文件大?。?/td> 556K
代理商: 550CD64M0000BG
Si550
4
Rev. 0.5
Table 5. CLK± Output Phase Jitter
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Phase Jitter (RMS)1,2,3
for FOUT > 500 MHz
φ
J
Kv = 45 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.35
0.38
ps
Kv = 90 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.43
0.41
Kv = 135 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.52
0.46
Kv = 180 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.64
0.52
Phase Jitter (RMS)1,2,3
for FOUT of 125 to 500 MHz
φ
J
Kv = 45 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.42
0.58
ps
Kv = 90 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.48
0.60
Kv = 135 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.57
0.64
Kv = 180 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.67
0.68
Notes:
1. Differential Modes: LVPECL/LVDS/CML. Refer to AN255, AN256, and AN266 for further information.
2. For best jitter and phase noise performance, always choose the smallest KV that meets the application’s minimum APR
requirements. See “AN266: VCXO Tuning Slope (KV), Stability, and Absolute Pull Range (APR)” for more information.
3. See “AN255: Replacing 622 MHz VCSO devices with the Si550 VCXO” for comparison highlighting power supply
rejection (PSR) advantage of Si55x versus SAW-based solutions.
Table 6. CLK± Output Period Jitter
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Period Jitter*
for FOUT < 160 MHz
JPER
RMS
2
ps
Peak-to-Peak
14
*Note: Any output mode, including CMOS, LVPECL, LVDS, CML. N = 1000 cycles. Refer to AN279 for further information.
相關PDF資料
PDF描述
550CE120M000BGR VCXO, CLOCK, 120 MHz, CMOS OUTPUT
550CC79M7060BGR VCXO, CLOCK, 79.706 MHz, CMOS OUTPUT
550NE92M1600BGR VCXO, CLOCK, 92.16 MHz, LVDS OUTPUT
550MD155M520BGR VCXO, CLOCK, 155.52 MHz, LVPECL OUTPUT
550AE400M000BGR VCXO, CLOCK, 400 MHz, LVPECL OUTPUT
相關代理商/技術參數(shù)
參數(shù)描述
550CD64M0000DG 功能描述:VCXO振蕩器 SINGLE VCXO 6 PIN 0.5PS RS JTR RoHS:否 制造商:Fox 封裝 / 箱體:5 mm x 3.2 mm 頻率:19.2 Mhz 頻率穩(wěn)定性:2.5 PPM 輸出格式: 封裝:Reel 電源電壓:3 V 端接類型:SMD/SMT 尺寸:3.2 mm W x 5 mm L x 1.5 mm H 最小工作溫度:- 20 C 最大工作溫度:+ 75 C
550CD65M5360DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 65.536MHZ VCXO CMOS 6SMD - Trays
550CD74M1758DG 制造商:Silicon Laboratories Inc 功能描述:
550CD74M1758DGR 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 74.1758MHZ VCXO CM 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 74.1758MHZ VCXO CMOS 6SMD - Tape and Reel
550CD74M2500DGR 功能描述:74.25MHz CMOS VCXO Oscillator Surface Mount 3.3V 98mA Enable/Disable 制造商:silicon labs 系列:Si550 包裝:帶卷(TR) 零件狀態(tài):有效 類型:VCXO 頻率:74.25MHz 功能:啟用/禁用 輸出:CMOS 電壓 - 電源:3.3V 頻率穩(wěn)定度:±50ppm 工作溫度:-40°C ~ 85°C 電流 - 電源(最大值):98mA 等級:- 安裝類型:表面貼裝 大小/尺寸:0.276" 長 x 0.197" 寬(7.00mm x 5.00mm) 高度:0.071"(1.80mm) 封裝/外殼:6-SMD,無引線(DFN,LCC) 電流 - 電源(禁用)(最大值):75mA 標準包裝:250