參數(shù)資料
型號: 550AE270M000BG
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 270 MHz, LVPECL OUTPUT
封裝: ROHS COMPLIANT, SMD, 6 PIN
文件頁數(shù): 42/44頁
文件大?。?/td> 556K
代理商: 550AE270M000BG
Si550
Rev. 0.5
7
3. Ordering Information
The Si550 was designed to support a variety of options including frequency, temperature stability, tuning slope,
output format, and VDD.
www.silabs.com/VCXOPartNumber to access this tool and for further ordering instructions. The Si550 VCXO
series is supplied in an industry-standard, RoHS compliant, lead-free, 6-pad, 5 x 7 mm package. Tape and reel
packaging is an ordering option.
Figure 1. Part Number Convention
Example Part Number: 550AF622M080BGR is a 5 x 7 mm VCXO in a 6 pad package. The nominal frequency is 622.080 MHz, with a 3.3 V supply,
LVPECL output, and Output Enable active high polarity. Temperature stability is specified as ±50 ppm and the tuning slope is 135 ppm/V. The part
is specified for a –40 to +85 C° ambient temperature range operation and is shipped in tape and reel format.
R = Tape & Reel
Blank = Trays
Operating Temp Range (°C)
G
–40 to +85 °C
Device Revision Letter
2nd Option Code
Temperature
Tuning Slope
Minimum APR
Stability
Kv
(±ppm)
Code
± ppm (max)
ppm/V (typ)
@ 3.3 V
@ 2.5 V
@ 1.8 V
A
100
180
100
75
25
B
100
90
30
Note 6
C
50
180
150
125
75
D50
90
80
30
25
E
20
45
25
Note 6
F
50
135
100
75
50
Notes:
1. For best jitter and phase noise performance, always choose the smallest Kv that
meets the application’s minimum APR requirements. Unlike SAW-based solutions
which require higher higher Kv values to account for their higher temperature
dependence, the Si55x series provides lower Kv options to minimize noise coupling
and jitter in real-world PLL designs. See AN255 and AN266 for more information.
2. APR is the ability of a VCXO to track a signal over the product lifetime. A VCXO with
an APR of ±25 ppm is able to lock to a clock with a ±25 ppm stability, over 15 years.
3. Nominal Pull range (±) = 0.5 x VDD x tuning slope.
4. Nominal Absolute Pull Range (±APR) = Pull range – stability – lifetime aging
=0.5 x VDD x tuning slope – stability – 10 ppm
5. Minimum APR values noted above include worst case values for all parameters.
6. Combination not available.
550 VCXO
Product Family
Frequency (e.g. 622M080 is 622.080 MHz)
Available frequency range is 10 to 945 MHz, 970 to 1134, and 1213 to
1417 MHz. The position of “M” shifts to denote higher or lower
frequencies. If the frequency of interest requires greater than 6 digit
resolution, a six digit code will be assigned for the specific frequency.
550
X
XXXMXXX
B
G
R
1st Option Code
VDD Output Format Output Enable Polarity
A
3.3
LVPECL
High
B
3.3
LVDS
High
C
3.3
CMOS
High
D3.3
CML
High
E
2.5
LVPECL
High
F
2.5
LVDS
High
G
2.5
CMOS
High
H2.5
CML
High
J
1.8
CMOS
High
K1.8
CML
High
M
3.3
LVPECL
Low
N
3.3
LVDS
Low
P
3.3
CMOS
Low
Q
3.3
CML
Low
R
2.5
LVPECL
Low
S
2.5
LVDS
Low
T
2.5
CMOS
Low
U
2.5
CML
Low
V
1.8
CMOS
Low
W
1.8
CML
Low
Note:
CMOS available to 160 MHz.
相關(guān)PDF資料
PDF描述
550AA74M2500BG VCXO, CLOCK, 74.25 MHz, LVPECL OUTPUT
550AE840M000BGR VCXO, CLOCK, 840 MHz, LVPECL OUTPUT
550AF50M0000BGR VCXO, CLOCK, 50 MHz, LVPECL OUTPUT
550BD1000M00BGR VCXO, CLOCK, 1000 MHz, LVDS OUTPUT
550BE1000M00BG VCXO, CLOCK, 1000 MHz, LVDS OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
550AE448M000DG 制造商:Silicon Laboratories Inc 功能描述:
550AE460M000DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
550AE460M000DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
550AE460M800DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
550AE460M800DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel