參數(shù)資料
型號(hào): 54FCT521DB
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類(lèi): 比較器
英文描述: COMPARATOR, CDIP20
封裝: CEARMIC, DIP-20
文件頁(yè)數(shù): 5/6頁(yè)
文件大小: 90K
代理商: 54FCT521DB
MILITARYANDCOMMERCIAL TEMPERATURERANGES
IDT54/74FCT521/A/B/C
FAST CMOS 8-BIT IDENTITY COMPARATOR
5
Pulse
Generator
R T
D.U.T
.
V CC
VIN
C L
VOUT
50pF
500
500
7.0V
3V
1.5V
0V
3V
1.5V
0V
3V
1.5V
0V
3V
1.5V
0V
DATA
INPUT
TIMING
INPUT
ASYNCHRONOUS CONTROL
PRESET
CLEAR
ETC.
SYNCHRONOUS CONTROL
tSU
tH
tREM
tSU
tH
HIGH-LOW-HIGH
PULSE
LOW-HIGH-LOW
PULSE
tW
1.5V
SAME PHASE
INPUT TRANSITION
3V
1.5V
0V
1.5V
VOH
tPLH
OUTPUT
OPPOSITE PHASE
INPUT TRANSITION
3V
1.5V
0V
tPLH
tPHL
VOL
CONTROL
INPUT
3V
1.5V
0V
3.5V
0V
OUTPUT
NORMALLY
LOW
OUTPUT
NORMALLY
HIGH
SWITCH
CLOSED
SWITCH
OPEN
VOL
0.3V
tPLZ
tPZL
tPZH
tPHZ
3.5V
0V
1.5V
ENABLE
DISABLE
VOH
PRESET
CLEAR
CLOCK ENABLE
ETC.
Octal link
TEST CIRCUITS AND WAVEFORMS
Propagation Delay
Test Circuits for All Outputs
Enable and Disable Times
Set-Up, Hold, and Release Times
Pulse Width
NOTES:
1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate
≤ 1.0MHz; ZO ≤ 50; tF ≤ 2.5ns; tR ≤ 2.5ns.
Test
Switch
Open Drain
Disable Low
Closed
Enable Low
All Other Tests
Open
SWITCH POSITION
DEFINITIONS:
CL = Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.
相關(guān)PDF資料
PDF描述
54FCT521CLB COMPARATOR, QCC20
54FCT521CDB COMPARATOR, CDIP20
54FCT521BLB COMPARATOR, QCC20
54FCT521BDB COMPARATOR, CDIP20
54FCT521ALB COMPARATOR, QCC20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
54FCT521DMQB 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Identity Comparator
54FCT521FMQB 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Identity Comparator
54FCT521FMQB 制造商:National Semiconductor Corporation 功能描述:Identity Comparator 8-Bit 20-Pin CFPAK Rail 制造商:National Semiconductor 功能描述:Identity Comparator 8-Bit 20-Pin CFPAK Rail
54FCT521LMQB 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Identity Comparator
54FCT533 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:Octal Transparent Latch with TRI-STATE Outputs