- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371605 > 522968X Dual/Triple Ultra-Low-Voltage SOT23 µP Supervisory Circuits PDF資料下載
參數(shù)資料
| 型號： | 522968X |
| 英文描述： | Dual/Triple Ultra-Low-Voltage SOT23 µP Supervisory Circuits |
| 中文描述： | 集成電路 |
| 文件頁數(shù)： | 3/12頁 |
| 文件大?。?/td> | 287K |
| 代理商： | 522968X |
3
LT1175
ELECTRICAL CHARACTERISTICS
V
OUT
= 5V; V
IN
= 7V, I
OUT
= 0, V
SHDN
= 3V, I
LIM2
and I
LIM4
tied to V
IN
, T
J
= 25
°
C, unless otherwise noted. To avoid confusion with
“min” and “max” as applied to negative voltages, all voltages are shown as absolute values except where polarity is not obvious.
GND Pin Current Increase with Load (Note 3)
Input Supply Current in Shutdown
G
10
10
20
20
25
2.5
8
4
1
5
150
20
0.2
0.26
0.7
0.5
0.45
0.45
μ
A/mA
V
SHDN
= 0V
μ
A
μ
A
V
μ
A
μ
A
μ
A
μ
A
nA
μ
A
V
V
V
V
V
V
mA
mA
mA
mA
%/V
G
Shutdown Thresholds (Note 8)
Shutdown Pin Current (Note 1)
Either Polarity on Shutdown Pin
V
SHDN
= 0V to 10V (Flows Into Pin)
V
SHDN
= –15V to 0V (Flows Into Pin)
V
OUT
= 0V, V
IN
= 15V
G
0.8
G
4
1
Output Bleed Current in Shutdown (Note 5)
0.1
1
75
12
0.1
0.18
0.5
0.33
0.3
0.26
800
600
400
200
0.003
0.1
0.04
0.1
0.25
G
Sense Pin Input Current
(Adjustable Part Only, Current Flows Out of Pin)
(Fixed Voltage Only, Current Flows Out of Pin)
I
OUT
= 25mA
I
OUT
= 100mA
I
OUT
= 500mA
I
LIM2
Open, I
OUT
= 300mA
I
LIM4
Open, I
OUT
= 200mA
I
LIM2
, I
LIM4
Open, I
OUT
= 100mA
V
IN
– V
OUT
= 1V to 12V
I
LIM2
Open
I
LIM4
Open
I
LIM2
, I
LIM4
Open
V
IN
– V
OUT
= 1V to V
IN
= 25V
I
OUT
= 0 to 500mA
P = 0 to P
MAX
(Notes 2, 7)
G
G
Dropout Voltage (Note 6)
G
G
G
G
G
G
Current Limit (Note 10)
G
G
G
G
520
390
260
130
Line Regulation (Note 9)
Load Regulation (Note 4, 9)
Thermal Regulation
G
0.015
0.35
0.1
0.2
1.25
G
%
5-Pin Packages
8-Pin Packages
%/W
%/W
Output Voltage Temperature Drift
T
J
= 25
°
C to T
JMIN
, or 25
°
C to T
JMAX
%
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
V
IN
and V
OUT
. For currents between 100mA and 500mA, with both I
LIM
pins tied to V
IN
, maximum dropout can be calculated from
V
DO
= 0.15 + 1.1
(I
OUT
).
Note 7:
Thermal regulation is a change in the output voltage caused by die
temperature gradients, so it is proportional to chip power dissipation.
Temperature gradients reach final value in less than 100ms. Output
voltage changes after 100ms are due to absolute die temperature changes
and reference voltage temperature coefficient.
Note 8:
The lower limit of 0.8V is guaranteed to keep the regulator in
shutdown. The upper limit of 2.5V is guaranteed to keep the regulator
active. Either polarity may be used, referenced to Ground pin.
Note 9:
Load and line regulation are measured on a pulse basis with pulse
width of 20ms or less to keep chip temperature constant. DC regulation
will be affected by thermal regulation (Note 7) and chip temperature
changes. Load regulation specification also holds for currents up to the
specified current limit when I
LIM2
or I
LIM4
are left open.
Note 10:
Current limit is reduced for input-to-output voltage above 12V.
See the graph in Typical Performance Characteristics for guaranteed limits
above 12V.
Note 11:
Operating at very large input-to-output differential voltages
(>15V) with load currents less than 5mA requires an output capacitor with
an ESR greater than 1
to prevent low level output oscillations.
The
G
denotes specifications which apply over the operating temperature
range.
Note 1:
Shutdown pin maximum positive voltage is 30V with respect to
–V
IN
and 15V with respect to GND. Maximum negative voltage is –20V
with respect to ground and –5V with respect to –V
IN
.
Note 2:
P
MAX
= 1.5W for 8-pin packages, and 6W for 5-pin packages. This
power level holds only for input-to-output voltages up to 12V, beyond
which internal power limiting may reduce power. See Guaranteed Current
Limit curve in Typical Performance Characteristics section. Note that all
conditions must be met.
Note 3:
Ground pin current increases because of power transistor base
drive. At low input-to-output voltages (< 1V) where the power transistor is
in saturation, Ground pin current will be slightly higher. See Typical
Performance Characteristics.
Note 4:
With I
LOAD
= 0, at T
J
> 125
°
C, power transistor leakage could
increase higher than the 10
μ
A to 25
μ
A drawn by the output divider or fixed
voltage Sense pin, causing the output to rise above the regulated value. To
prevent this condition, an internal active pull-up will automatically turn on,
but supply current will increase.
Note 5:
This is the current required to pull the output voltage to within 1V
of ground during shutdown.
Note 6:
Dropout voltage is measured by setting the input voltage equal to
the normal regulated output voltage and measuring the difference between
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 522971X | IC |
| 522976X | IC |
| 522977R | Dual/Triple Ultra-Low-Voltage SOT23 µP Supervisory Circuits |
| 522978G | IC-SWITCHING REGULATOR |
| 522979E | Dual/Triple Ultra-Low-Voltage SOT23 µP Supervisory Circuits |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 522969R | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC SMD |
| 522970A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC |
| 522-97-108-12-051-001 | 制造商:PREDIP 制造商全稱:Precid-Dip Durtal SA 功能描述:Pin grid array sockets / interconnect receptacle and pin / solder tail Receptacle with wire-wrap posts |
| 522971X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC |
| 522975B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC CMOS OPERATIONSVERSTAERKER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。