參數(shù)資料
型號: 522948H
英文描述: IC
中文描述: 集成電路
文件頁數(shù): 7/12頁
文件大小: 174K
代理商: 522948H
7
LTC1451
LTC1452/LTC1453
Resolution (n):
Resolution is defined as the number of
digital input bits, n. It defines the number of DAC output
states (2
n
) that divide the full-scale range. The resolution
does not imply linearity.
Full-Scale Voltage (V
FS
):
This is the output of the DAC
when all bits are set to 1.
Voltage Offset Error (V
OS
):
Normally, DAC offset is the
voltage at the output when the DAC is loaded with all zeros.
The DAC can have a true negative offset, but because the
part is operated from a single supply, the output cannot go
below zero. If the offset is negative, the output will remain
near 0V resulting in the transfer curve shown in Figure 1.
The offset of the part is measured at the code that corre-
sponds to the maximum offset specification:
V
OS
= V
OUT
– [(Code
×
V
FS
)/(2
n
– 1)]
Least Significant Bit (LSB):
One LSB is the ideal voltage
difference between two successive codes.
LSB = (V
FS
– V
OS
)/(2
n
– 1) = (V
FS
– V
OS
)/4095
Nominal LSBs:
LTC1451
LSB = 4.095V/4095 = 1mV
LTC1452
LSB = V(REF)/4095
LTC1453
LSB = 2.5V/4095 = 0.610mV
Integral Nonlinearity (INL):
End-point INL is the maxi-
mum deviation from a straight line passing through the
end-points of the DAC transfer curve. Because the part
operates from a single supply and the output cannot go
below zero, the linearity is measured between full scale
and the code corresponding to the maximum offset speci-
fication. The INL error at a given input code is calculated
as follows:
INL
= [V
OUT
– V
OS
– (V
FS
– V
OS
)(code/4095)]/LSB
V
OUT
= The output voltage of the DAC measured at
the given input code
Differential Nonlinearity (DNL):
DNL is the difference
between the measured change and the ideal 1LSB change
between any two adjacent codes. The DNL error between
any two codes is calculated as follows:
DNL
= (
V
OUT
– LSB)/LSB
V
OUT
= The measured voltage difference between
two adjacent codes
Digital Feedthrough:
The glitch that appears at the analog
output caused by AC coupling from the digital inputs when
they change state. The area of the glitch is specified in
nV
×
sec.
DAC CODE
1451/2/3 F01
OUTPUT
VOLTAGE
NEGATIVE
OFFSET
0V
Figure 1. Effect of Negative Offset
DEFU
相關(guān)PDF資料
PDF描述
52295 Dual/Triple Ultra-Low-Voltage SOT23 µP Supervisory Circuits
522950R IC
522952E Dual/Triple Ultra-Low-Voltage SOT23 µP Supervisory Circuits
522954A Dual/Triple Ultra-Low-Voltage SOT23 µP Supervisory Circuits
522956H Dual/Triple Ultra-Low-Voltage SOT23 µP Supervisory Circuits
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
52295 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
522950R 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC
522952E 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC
52-29-53-4 制造商:Southco 功能描述:
522953C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC