參數(shù)資料
型號(hào): 5222A01
英文描述: DUAL LVCMOS / LVTTL-TO DIFFERENTIAL
中文描述: 雙的LVCMOS / LVTTL,差分
文件頁(yè)數(shù): 8/13頁(yè)
文件大?。?/td> 156K
代理商: 5222A01
85222AM-01
www.icst.com/products/hiperclocks.html
REV. A NOVEMBER 15, 2005
8
Integrated
Circuit
Systems, Inc.
ICS85222-01
D
UAL
LVCMOS / LVTTL-
TO
-
D
IFFERENTIAL
HSTL T
RANSLATOR
P
OWER
C
ONSIDERATIONS
This section provides information on power dissipation and junction temperature for the ICS85222-01.
Equations and example calculations are also provided.
1. Power Dissipation.
The total power dissipation for the ICS85222-01 is the sum of the core power plus the power dissipated in the load(s).
The following is the power dissipation for V
= 3.3V + 5% = 3.465V, which gives worst case results.
NOTE:
Please refer to Section 3 for details on calculating power dissipated in the load.
Power (core)
MAX
= V
DD_MAX
* I
DD_MAX
= 3.465V * 35mA =
121.3mW
Power (outputs)
MAX
=
82.34mW/Loaded Output pair
If all outputs are loaded, the total power is 2 * 82.34mW =
164.68mW
Total Power
_MAX
(3.465V, with all outputs switching) =
121.3mW + 164.68mW =
285.98mW
2. Junction Temperature.
Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the
device. The maximum recommended junction temperature for HiPerClockS
TM
devices is 125°C.
The equation for Tj is as follows: Tj =
θ
JA
* Pd_total + T
A
Tj = Junction Temperature
θ
JA
= Junction-to-Ambient Thermal Resistance
Pd_total = Total device power dissipation (example calculation is in Section 1 above)
T
A
= Ambient Temperature
In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance
θ
must be used. Assuming a
moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 103.3°C/W per Table 5 below.
Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:
70°C + 0.286W * 103.3°C/W = 99.5°C. This is well below the limit of 125°C.
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow,
and the type of board (single layer or multi-layer).
θ
JA
by Velocity (Linear Feet per Minute)
0
200
500
Single-Layer PCB, JEDEC Standard Test Boards
Multi-Layer PCB, JEDEC Standard Test Boards
153.3°C/W
112.7°C/W
128.5°C/W
103.3°C/W
115.5°C/W
97.1°C/W
NOTE:
Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.
T
ABLE
5. T
HERMAL
R
ESISTANCE
θ
JA
FOR
8-P
IN
SOIC, F
ORCED
C
ONVECTION
相關(guān)PDF資料
PDF描述
5222A01L DUAL LVCMOS / LVTTL-TO DIFFERENTIAL
522930F Dual/Triple Ultra-Low-Voltage SOT23 µP Supervisory Circuits
522931D Dual/Triple Ultra-Low-Voltage SOT23 µP Supervisory Circuits
522932B Dual/Triple Ultra-Low-Voltage SOT23 µP Supervisory Circuits
522933X IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5222A01L 制造商:ICS 制造商全稱(chēng):ICS 功能描述:DUAL LVCMOS / LVTTL-TO DIFFERENTIAL
5222B 制造商:Aavid Thermalloy 功能描述:BRIDGE RECTIFIER HEAT SINK 26.92 X 26.92 X 31.75 MM
5222C BK199 制造商:Alpha Wire Company 功能描述:5222C BLACK 1000 = 1000 FT
5222C SL001 制造商:Alpha Wire Company 功能描述:5222C SLATE 1000 FT
5222C SL002 功能描述:12 Conductor Multi-Conductor Cable Slate 20 AWG 500' (152.40m) 制造商:alpha wire 系列:Xtra-Guard? 1 零件狀態(tài):有效 電纜類(lèi)型:多芯 導(dǎo)體數(shù):12 線規(guī):20 AWG 導(dǎo)線股數(shù):7/28 導(dǎo)體材料:銅,鍍錫 護(hù)套(絕緣)材料:聚氯乙烯(PVC) 護(hù)套(絕緣)直徑:0.371"(9.42mm) 屏蔽類(lèi)型:- 長(zhǎng)度:500'(152.40m) 套管顏色:瓦色 等級(jí):ISO 10993 特性:生物相容性,拉繩 電壓:300V 工作溫度:-35°C ~ 105°C 使用:通信,控制 導(dǎo)體絕緣:聚氯乙烯(PVC) 護(hù)套(絕緣)厚度:0.063"(1.60mm) 屏蔽材料:- 屏蔽范圍:- 標(biāo)準(zhǔn)包裝:1