- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371605 > 5211AI01 LOW SKEW, 1-TO-2 DIFFERENTIAL-TO-HSTL FANOUT BUFFER PDF資料下載
參數(shù)資料
| 型號(hào)： | 5211AI01 |
| 英文描述： | LOW SKEW, 1-TO-2 DIFFERENTIAL-TO-HSTL FANOUT BUFFER |
| 中文描述： | 低偏移，1至2差分至HSTL扇出緩沖器 |
| 文件頁數(shù)： | 8/13頁 |
| 文件大小： | 166K |
| 代理商： | 5211AI01 |
85211AMI-01
www.icst.com/products/hiperclocks.html
REV. A NOVEMBER 1, 2005
8
Integrated
Circuit
Systems, Inc.
ICS85211I-01
L
OW
S
KEW
, 1-
TO
-2
D
IFFERENTIAL
-
TO
-HSTL F
ANOUT
B
UFFER
P
OWER
C
ONSIDERATIONS
This section provides information on power dissipation and junction temperature for the ICS85211I-01.
Equations and example calculations are also provided.
1. Power Dissipation.
The total power dissipation for the ICS85211I-01 is the sum of the core power plus the power dissipated in the load(s).
The following is the power dissipation for V
= 3.3V + 5% = 3.465V, which gives worst case results.
NOTE:
Please refer to Section 3 for details on calculating power dissipated in the load.
Power (core)
MAX
= V
DD_MAX
* I
DD_MAX
= 3.465V * 22mA =
76.2mW
Power (outputs)
MAX
=
82.34mW/Loaded Output pair
If all outputs are loaded, the total power is 2 * 82.34mW =
164.7mW
Total Power
_MAX
(3.465V, with all outputs switching) =
76.2mW + 164.7mW =
240.9mW
2. Junction Temperature.
Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the
device. The maximum recommended junction temperature for HiPerClockS
TM
devices is 125°C.
The equation for Tj is as follows: Tj =
θ
JA
* Pd_total + T
A
Tj = Junction Temperature
θ
JA
= Junction-to-Ambient Thermal Resistance
Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)
T
A
= Ambient Temperature
In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance
θ
must be used. Assuming a
moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 103.3°C/W per Table 6 below.
Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:
85°C + 0.241W * 103.3°C/W = 110°C. This is well below the limit of 125°C.
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow,
and the type of board (single layer or multi-layer).
θ
JA
by Velocity (Linear Feet per Minute)
0
200
500
Single-Layer PCB, JEDEC Standard Test Boards
Multi-Layer PCB, JEDEC Standard Test Boards
153.3°C/W
112.7°C/W
128.5°C/W
103.3°C/W
115.5°C/W
97.1°C/W
NOTE:
Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.
T
ABLE
6. T
HERMAL
R
ESISTANCE
θ
JA
FOR
8-
PIN
SOIC, F
ORCED
C
ONVECTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5211AI03 | LOW SKEW, 1-TO-2 DIFFERENTIAL-TO-LVHSTL FANOUT BUFFER |
| 5222A01 | DUAL LVCMOS / LVTTL-TO DIFFERENTIAL |
| 5222A01L | DUAL LVCMOS / LVTTL-TO DIFFERENTIAL |
| 522930F | Dual/Triple Ultra-Low-Voltage SOT23 µP Supervisory Circuits |
| 522931D | Dual/Triple Ultra-Low-Voltage SOT23 µP Supervisory Circuits |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5211AI03 | 制造商:ICS 制造商全稱:ICS 功能描述:LOW SKEW, 1-TO-2 DIFFERENTIAL-TO-LVHSTL FANOUT BUFFER |
| 5211AP2795B | 制造商:LG Corporation 功能描述:TUBE ASSY,SOLENOIDE |
| 5211AP2810A | 制造商:LG Corporation 功能描述:TUBE ASSY,EVA-IN |
| 5211AP2810C | 制造商:LG Corporation 功能描述:TUBE ASSY,EVA-IN |
| 5211AP2813A | 制造商:LG Corporation 功能描述:TUBE ASSY,SUCTION INDOOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。