- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361947 > 5082-7661-CG400 7.6 mm (0.3 inch)/10.9 mm (0.43 inch) Seven Segment Displays PDF資料下載
參數(shù)資料
| 型號： | 5082-7661-CG400 |
| 英文描述： | 7.6 mm (0.3 inch)/10.9 mm (0.43 inch) Seven Segment Displays |
| 中文描述： | 7.6毫米（0.3英寸）/10.9毫米（0.43英寸），七段顯示器 |
| 文件頁數(shù)： | 2/8頁 |
| 文件大小： | 158K |
| 代理商： | 5082-7661-CG400 |
Functional Description
The ’ACT823 consists of nine D-type edge-triggered flip-
flops. These have TRI-STATE outputs for bus systems or-
ganized with inputs and outputs on opposite sides. The buff-
ered clock (CP) and buffered Output Enable (OE) are com-
mon to all flip-flops. The flip-flops will store the state of their
individual D inputs that meet the setup and hold time re-
quirements on the LOW-to-HIGH CP transition. With OE
LOW, the contents of the flip-flops are available at the out-
puts. When OE is HIGH, the outputs go to the high imped-
ance state. Operation of the OE input does not affect
the state of the flip-flops. In addition to the Clock and Output
Enable pins, there are Clear (CLR) and Clock Enable (EN)
pins. These devices are ideal for parity bus interfacing in
high performance systems.
When CLR is LOW and OE is LOW, the outputs are LOW.
When CLR is HIGH, data can be entered into the flip-flops.
When EN is LOW, data on the inputs is transferred to the
outputs on the LOW-to-HIGH clock transition. When the EN
is HIGH, the outputs do not change state, regardless of the
data or clock input transitions.
Function Table
Inputs
Internal
Output
Function
OE
CLR
EN
CP
D
Q
O
H
H
H
L
H
L
H
H
L
L
X
X
L
L
H
H
H
H
H
H
L
L
X
X
H
H
L
L
L
L
L
L
X
X
X
X
L
L
L
L
L
H
X
X
X
X
L
H
L
H
L
H
L
L
NC
NC
L
H
L
H
Z
Z
Z
L
Z
High Z
High Z
Clear
Clear
Hold
Hold
Load
Load
Load
Load
NC
Z
Z
L
H
H
e
HIGH Voltage Level
L
e
LOW Voltage Level
X
e
Immaterial
Z
e
High Impedance
L
e
LOW-to-HIGH Transition
NC
e
No Change
Logic Diagram
TL/F/9894–5
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74ACT823LMQB | 9-Bit D Flip-Flop |
| 50E-2C-38.0 | TRANS PREBIASED PNP 200MW SOT23 |
| 500E-3CL-5.5 | E Rated Medium Voltage Fuses |
| 500E-3C-5.5 | E Rated Medium Voltage Fuses |
| 50E-1C-2.75 | E Rated Medium Voltage Fuses |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5082-7663 | 功能描述:LED 顯示器和配件 Yellow CC RDP 7 Segment RoHS:否 制造商:Avago Technologies 顯示器類型:7 Segment 數(shù)位數(shù)量:2 字符大小:7.8 mm x 14.22 mm 照明顏色:Red 波長:628 nm 共用管腳:Common Anode 工作電壓:2.05 V 工作電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 35 C 封裝:Tube |
| 5082-7666 | 功能描述:LED 顯示器和配件 Yellow Univ RDP 7 Segment RoHS:否 制造商:Avago Technologies 顯示器類型:7 Segment 數(shù)位數(shù)量:2 字符大小:7.8 mm x 14.22 mm 照明顏色:Red 波長:628 nm 共用管腳:Common Anode 工作電壓:2.05 V 工作電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 35 C 封裝:Tube |
| 5082-7666-D0B00 | 制造商:Avago Technologies 功能描述:DISPLAYS SEGMENTED MOD OVERFLOW 6LED YELLOW 14PDIP - Bulk |
| 50827730 | 制造商:HP 功能描述:5082-7730 CAT. D |
| 5082-7730 | 制造商:HP 功能描述:5082-7730 CAT. D 制造商:TE Connectivity 功能描述:TERMINAL,T-N R 4/0 1/2 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。