參數(shù)資料
型號(hào): 37M602
廠(chǎng)商: SMSC Corporation
英文描述: ENHANCED SUPER I/O CONTROLLER WITH INFRARED SUPPORT
中文描述: 增強(qiáng)的超級(jí)I / O控制器,支持紅外線(xiàn)
文件頁(yè)數(shù): 3/182頁(yè)
文件大小: 650K
代理商: 37M602
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)
100
from/to the FIFO does not
cross the threshold.
The interrupt generated is ISA friendly in that it
must pulse the interrupt line low,
allowing for
interrupt sharing.
After a brief pulse low
following the interrupt event, the interrupt line is
tri-stated so that other interrupts may assert.
An interrupt is generated when:
1. For DMA transfers: When serviceIntr is “0”,
dmaEn is “1” and the DMA TC is received.
2. For Programmed I/O:
a.
When serviceIntr is “0”, dmaEn is “0”,
direction
is
“0”
and
there
are
writeIntrThreshold or more free bytes in
the
FIFO.
Also,
an
interrupt
is
generated when serviceIntr is cleared
to
“0”
whenever
there
are
writeIntrThreshold or more free bytes in
the FIFO.
b.(1) When serviceIntr is “0”, dmaEn is “0”,
direction
is
“1”
and
there
are
readIntrThreshold or more bytes in the
FIFO.
Also, an interrupt is generated
when
serviceIntr
is
cleared
to
0
whenever there are readIntrThreshold
or more bytes in the FIFO.
3. When
nErrIntrEn
is
“0”
and
nFault
transitions
from
high
to
low
or
when
nErrIntrEn is set from “1” to “0” and nFault is
asserted.
4. When ackIntEn is “1” and the nAck signal
transitions from a low to a high.
FIFO Operation
The
FIFO
threshold
is
set
in
the
chip
configuration registers. All data transfers to or
from the parallel port can proceed in DMA or
Programmed I/O (non-DMA) mode as indicated
by the selected mode.
The FIFO is used by
selecting the Parallel Port FIFO mode or ECP
Parallel Port Mode. (FIFO test mode will be
addressed separately). After a reset, the FIFO
is disabled. Each data byte is transferred by a
Programmed I/O cycle or PDRQ depending on
the selection of DMA or Programmed I/O mode.
The following paragraphs detail the operation of
the FIFO flow control.
In these descriptions,
<threshold> ranges from 1 to 16. The parameter
FIFOTHR, which the user programs, is one less
and ranges from 0 to 15.
A low threshold value (i.e. 2) results in longer
periods of time between service requests, but
requires faster servicing of the request for both
read and write cases.
The host must be very
responsive to the service request.
This is the
desired case for use with a "fast" system.
A
high value of threshold (i.e. 12) is used with a
"sluggish" system by affording a long latency
period after a service request, but results in
more frequent service requests.
DMA TRANSFERS
DMA transfers are always to or from the
ecpDFifo, tFifo or CFifo.
DMA utilizes the
standard PC DMA services. To use the DMA
transfers, the host first sets up the direction and
state as in the programmed I/O case. Then it
programs the DMA controller in the host with the
desired count and memory address. Lastly it
sets dmaEn to 1 and serviceIntr to 0. The ECP
requests DMA transfers from the host by
activating the PDRQ pin. The DMA will empty
or fill the FIFO using the appropriate direction
and mode. When the terminal count in the DMA
controller is reached, an interrupt is generated
and serviceIntr is asserted, disabling DMA. In
order to prevent possible blocking of refresh
requests dReq shall not be asserted for more
than 32 DMA cycles in a row.
The FIFO is
enabled directly by asserting nPDACK and
addresses
need
not
be
valid.
PINTR
is
generated when a TC is received. PDRQ must
相關(guān)PDF資料
PDF描述
38-00-5829 9 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SOLDER
38-00-5830 10 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SOLDER
38-00-5831 11 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SOLDER
38-00-5832 12 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SOLDER
38-00-5833 13 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SOLDER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
37MM140HR1240K 制造商:Eaton Corporation 功能描述:400A Commercial Meter Stack, 3PH, 7 Jaw Bolt On Socket, K Ba
37MM140R1240K 制造商:Eaton Corporation 功能描述:400A Commercial Meter Stack, 3PH, 7 Jaw Bolt On Socket, K Ba
37MM420R12 制造商:Eaton Corporation 功能描述:3 PHASE, 7 JAW COMM METERING MODULE, 4 SOCKETS, 200A
37MTXT4BHF 制造商:Siemens 功能描述:
37N 制造商:APEX TOOL GROUP 功能描述:7 1/8 IN. FORGED STEEL, NICKEL PLATED, INDUSTRIAL STRAIGHT TRIMMER, INLAID 制造商:APEX TOOL GROUP 功能描述:7 1/8 IN. FORGED STEEL, NICKEL PLATED, INDUSTRIAL STRAIGHT TRIMMER, INLAID, Wiss