- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371439 > 29F4000 (Macronix International Co., Ltd.) 4M-BIT [512Kx8/256Kx16] CMOS FLASH MEMORY PDF資料下載
參數(shù)資料
| 型號： | 29F4000 |
| 廠商： | Macronix International Co., Ltd. |
| 英文描述： | 4M-BIT [512Kx8/256Kx16] CMOS FLASH MEMORY |
| 中文描述： | 4分位[512Kx8/256Kx16]的CMOS閃存 |
| 文件頁數(shù)： | 8/44頁 |
| 文件大?。?/td> | 710K |
| 代理商： | 29F4000 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
8
P/N:PM0439
MX29F400T/B
REV. 1.6, NOV. 12, 2001
READ/RESET COMMAND
The read or reset operation is initiated by writing the
read/reset command sequence into the command reg-
ister. Microprocessor read cycles retrieve array data.
The device remains enabled for reads until the command
register contents are altered.
If program-fail or erase-fail happen, the write of F0H will
reset the device to abort the operation. A valid com-
mand must then be written to place the device in the
desired state.
SILICON-ID-READ COMMAND
Flash memories are intended for use in applications where
the local CPU alters memory contents. As such, manu-
facturer and device codes must be accessible while the
device resides in the target system. PROM program-
mers typically access signature codes by raising A9 to
a high voltage. However, multiplexing high voltage onto
address lines is not generally desired system design
practice.
The MX29F400T/B contains a Silicon-ID-Read opera-
tion to supplement traditional PROM programming meth-
odology. The operation is initiated by writing the read
silicon ID command sequence into the command regis-
ter. Following the command write, a read cycle with
A1=VIL,A0=VIL retrieves the manufacturer code of C2H/
00C2H. A read cycle with A1=VIL, A0=VIH returns the
device code of 23H/2223H for MX29F400T, ABH/22ABH
for MX29F400B.
SET-UP AUTOMATIC CHIP/SECTOR ERASE
COMMANDS
Pins
Manufacture code
A0
VIL
VIL
VIH
VIH
VIH
VIH
X
X
A1
VIL
VIL
VIL
VIL
VIL
VIL
VIH
VIH
Q15~Q8 Q7
00H
X
22H
X
22H
X
X
X
Q6
1
1
0
0
0
0
0
0
Q5
0
0
1
1
1
1
0
0
Q4
0
0
0
0
0
0
0
0
Q3
0
0
0
0
1
1
0
0
Q2 Q1
0
0
0
0
0
0
0
0
Q0
0
0
1
1
1
1
1
0
Code(Hex)
00C2H
C2H
2223H
23H
22ABH
ABH
01H (Protected)
00H (Unprotected)
Word
Byte
Word
Byte
Word
Byte
1
1
0
0
1
1
0
0
1
1
1
1
1
1
0
0
Device code
for MX29F400T
Device code
for MX29F400B
Sector Protection
Verification
TABLE 3. EXPANDED SILICON ID CODE
Chip erase is a six-bus cycle operation. There are two
"unlock" write cycles. These are followed by writing the
"set-up" command 80H. Two more "unlock" write cy-
cles are then followed by the chip erase command 10H.
The Automatic Chip Erase does not require the device
to be entirely pre-programmed prior to executing the Au-
tomatic Chip Erase. Upon executing the Automatic Chip
Erase, the device will automatically program and verify
the entire memory for an all-zero data pattern. When the
device is automatically verified to contain an all-zero
pattern, a self-timed chip erase and verify begin. The
erase and verify operations are completed when the data
on Q7 is "1" at which time the device returns to the
Read mode. The system is not required to provide any
control or timing during these operations.
When using the Automatic Chip Erase algorithm, note
that the erase automatically terminates when adequate
erase margin has been achieved for the memory array(no
erase verification command is required).
If the Erase operation was unsuccessful, the data on
Q5 is "1"(see Table 4), indicating the erase operation
exceed internal timing limit.
The automatic erase begins on the rising edge of the
last WE or CE, whichever happens later, pulse in the
command sequence and terminates when the data on
Q7 is "1" and the data on Q6 stops toggling for two con-
secutive read cycles, at which time the device returns
to the Read mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 29F400B-12PI | 4MEGABIT (512K x 8/ 256K x 16) 5VOLT SECTOR ERASE CMOS FLASH MEMORY |
| 29F400B-12TC | 4MEGABIT (512K x 8/ 256K x 16) 5VOLT SECTOR ERASE CMOS FLASH MEMORY |
| 29F400B-12TI | 4MEGABIT (512K x 8/ 256K x 16) 5VOLT SECTOR ERASE CMOS FLASH MEMORY |
| 29F400B-90PC | 4MEGABIT (512K x 8/ 256K x 16) 5VOLT SECTOR ERASE CMOS FLASH MEMORY |
| 29F400B-90PI | 4MEGABIT (512K x 8/ 256K x 16) 5VOLT SECTOR ERASE CMOS FLASH MEMORY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 29F400B-12PC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4MEGABIT (512K x 8/ 256K x 16) 5VOLT SECTOR ERASE CMOS FLASH MEMORY |
| 29F400B-12PI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4MEGABIT (512K x 8/ 256K x 16) 5VOLT SECTOR ERASE CMOS FLASH MEMORY |
| 29F400B-12TC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4MEGABIT (512K x 8/ 256K x 16) 5VOLT SECTOR ERASE CMOS FLASH MEMORY |
| 29F400B-12TI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4MEGABIT (512K x 8/ 256K x 16) 5VOLT SECTOR ERASE CMOS FLASH MEMORY |
| 29F400B-90PC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4MEGABIT (512K x 8/ 256K x 16) 5VOLT SECTOR ERASE CMOS FLASH MEMORY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。