- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298280 > 24VL024H/ST I2C/2-WIRE SERIAL EEPROM, PDSO8 PDF資料下載
參數(shù)資料
| 型號(hào)： | 24VL024H/ST |
| 元件分類： | PROM |
| 英文描述： | I2C/2-WIRE SERIAL EEPROM, PDSO8 |
| 封裝： | 4.40 MM, ROHS COMPLIANT, PLASTIC, TSSOP-8 |
| 文件頁數(shù)： | 28/28頁 |
| 文件大?。?/td> | 447K |
| 代理商： | 24VL024H/ST |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁
2008 Microchip Technology Inc.
DS22109A-page 9
24VL024H
6.0
WRITE OPERATIONS
6.1
Byte Write
Following the Start signal from the master, the device
code (4 bits), the Chip Select bits (3 bits) and the R/W
bit (which is a logic low) are placed onto the bus by the
master transmitter. The device will acknowledge this
control byte during the ninth clock pulse. The next byte
transmitted by the master is the word address and will
be written into the Address Pointer of the 24VL024H.
After receiving another Acknowledge signal from the
24VL024H, the master device will transmit the data
word to be written into the addressed memory location.
The 24VL024H acknowledges again and the master
generates a Stop condition. This initiates the internal
write
cycle
and
the
24VL024H
will
not
generate Acknowledge
signals
during
this
time
(Figure 6-1). If an attempt is made to write to the
protected portion of the array when the hardware write
protection
has
been
enabled,
the
device
will
acknowledge the command, but no data will be written.
The write cycle time must be observed even if write
protection is enabled.
6.2
Page Write
The write-control byte, word address and the first data
byte are transmitted to the 24VL024H in the same way
as in a byte write. But instead of generating a Stop
condition, the master transmits up to 15 additional data
bytes to the 24VL024H that are temporarily stored in
the on-chip page buffer and will be written into the
memory once the master has transmitted a Stop
condition. Upon receipt of each word, the four lower
order Address Pointer bits are internally incremented
by one.
The higher order four bits of the word address remain
constant. If the master should transmit more than 16
bytes prior to generating the Stop condition, the
address counter will roll over and the previously
received data will be overwritten. As with the byte write
operation, once the Stop condition is received, an
internal write cycle will begin (Figure 6-2). If an attempt
is made to write to the protected portion of the array
when the hardware write protection has been enabled,
the device will acknowledge the command, but no data
will be written. The write cycle time must be observed
even if write protection is enabled.
6.3
Write Protection
The WP pin must be tied to VCC or VSS. If tied to VCC,
half of the array will be write-protected (80h-FFh). If the
WP pin is tied to VSS, write operations to all address
locations are allowed.
FIGURE 6-1:
BYTE WRITE
FIGURE 6-2:
PAGE WRITE
Note:
Page write operations are limited to writing
bytes within a single physical page,
regardless of the number of bytes
actually being written. Physical page
boundaries start at addresses that are
integer multiples of the page buffer size (or
‘page size’) and end at addresses that are
integer multiples of [page size – 1]. If a
Page Write command attempts to write
across a physical page boundary, the
result is that the data wraps around to the
beginning of the current page (overwriting
data previously stored there), instead of
being written to the next page, as might be
expected. It is therefore necessary that the
application software prevent page write
operations that would attempt to cross a
page boundary.
S
P
Bus Activity
Master
SDA Line
Bus Activity
S
T
A
R
T
S
T
O
P
Control
Byte
Word
Address
Data
A
C
K
A
C
K
A
C
K
S
P
Bus Activity
Master
SDA Line
Bus Activity
S
T
A
R
T
Control
Byte
Word
Address (n)
Data (n)
Data (n + 15)
S
T
O
P
A
C
K
A
C
K
A
C
K
A
C
K
A
C
K
Data (n +1)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 24VL024HT/MNY | I2C/2-WIRE SERIAL EEPROM, PDSO8 |
| 25.000.1956.0 | STRIP TERMINAL BLOCK |
| 25.001.1756.0 | STRIP TERMINAL BLOCK |
| 25.342.2053.0 | 15 A, MODULAR TERMINAL BLOCK, 1 ROW, 1 DECK |
| 25.501.4153.0 | 20 A, STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 24VL024HT | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:2K I2C? Serial EEPROM with Half-Array Write-Protect |
| 24VL024HT/MNY | 功能描述:電可擦除可編程只讀存儲(chǔ)器 2K 256X8 SERIAL EE 1.5V 1/2 ARRAY WP RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| 24VL024HT/MS | 功能描述:電可擦除可編程只讀存儲(chǔ)器 2K 256X8 SERIAL EE 1.5V 1/2 ARRAY WP RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| 24VL024HT/P | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:2K I2C? Serial EEPROM with Half-Array Write-Protect |
| 24VL024HT/SN | 功能描述:電可擦除可編程只讀存儲(chǔ)器 2K 256X8 SERIAL EE 1.5V 1/2 ARRAY WP RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。