- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371400 > 24LLC02A (Electronic Theatre Controls, Inc.) 2K-bit Serial EEPROM for Low Power PDF資料下載
參數(shù)資料
| 型號(hào)： | 24LLC02A |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 2K-bit Serial EEPROM for Low Power |
| 中文描述： | 的2K位低功耗串行EEPROM |
| 文件頁數(shù)： | 6/19頁 |
| 文件大?。?/td> | 663K |
| 代理商： | 24LLC02A |
I
2
C-BUS PROTOCOLS
Here are several rules for I
2
C-bus transfers:
— A new data transfer can be initiated only when the bus is currently not busy.
— MSB is always transferred first in transmitting data.
— During a data transfer, the data line (SDA) must remain stable whenever the clock line (SCL) is High.
The I
2
C-bus interface supports the following communication protocols:
Bus not busy : The SDA and the SCL lines remain High level when the bus is not active.
Start condition: Start condition is initiated by a High-to-Low transition of the SDA line while SCL remains High
level. All bus commands must be preceded by a start condition.
Stop condition: A stop condition is initiated by a Low-to-High transition of the SDA line while SCL remains
High level. All bus operations must be completed by a stop condition (see Figure 1-7).
SCL
SDA
Start
Condition
Data or
ACK Valid
Data
Change
~
~
Stop
Condition
Figure 1-7. Data Transmission Sequence
Data valid : Following a start condition, the data becomes valid if the data line remains stable for the duration
of the High period of SCL. New data must be put onto the bus while SCL is Low. Bus timing is one clock
pulse per data bit. The number of data bytes to be transferred is determined by the master device. The total
number of bytes that can be transferred in one operation is theoretically unlimited.
ACK (Acknowledge) : An ACK signal indicates that a data transfer is completed successfully. The transmitter
(the master or the slave) releases the bus after transmitting eight bits. During the 9th clock, which the master
generates, the receiver pulls the SDA line low to acknowledge that it successfully received the eight bits of
data (see Figure 1-8). But the slave does not send an ACK if an internal write cycle is still in progress.
In data read operations, the slave releases the SDA line after transmitting 8 bits of data and then monitors
the line for an ACK signal during the 9th clock period. If an ACK is detected, the slave will continue to
transmit data. If an ACK is not detected, the slave terminates data transmission and waits for a stop condition
to be issued by the master before returning to its stand-by mode.
* All specs and applications shown above subject to change without prior notice.
1F-5 NO.66 SEC.2 NAN-KAN RD ., LUCHU , TAOYUAN, TAIWAN, R.O.C
Tel:886-3-3529445
Fax:886-3-3521052
Email: server@ceramate.com.tw
Http: www.ceramate.com.tw
Page
6 of 19 Rev 1.2 May 6,2002
24LLC02
2K-bit Serial EEPROM for Low Power
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 24LLC02T | 2K-bit Serial EEPROM for Low Power |
| 24M1000A1 | Ultra-High-Speed Microcontroller |
| 24N60C3 | CoolMOS Power Transistor |
| 24Q1001-2R | 60...132 Watt DC-DC Converters |
| 24Q2001-2R | 60...132 Watt DC-DC Converters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 24LLC02N | 制造商:CERAMATE 制造商全稱:CERAMATE 功能描述:2K-Bits Serial EEPROM For Low Power |
| 24LLC02T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2K-bit Serial EEPROM for Low Power |
| 24LLC16 | 制造商:CERAMATE 制造商全稱:CERAMATE 功能描述:16K-Bit-Serial EEPROM |
| 24LLC16A | 制造商:CERAMATE 制造商全稱:CERAMATE 功能描述:16K-Bit-Serial EEPROM |
| 24LLC16T | 制造商:CERAMATE 制造商全稱:CERAMATE 功能描述:16K-Bit-Serial EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。