- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371398 > 24LC080-P (Microchip Technology Inc.) 8K/16K 2.5V SPI O Bus Serial EEPROM PDF資料下載
參數(shù)資料
| 型號(hào)： | 24LC080-P |
| 廠商： | Microchip Technology Inc. |
| 英文描述： | 8K/16K 2.5V SPI O Bus Serial EEPROM |
| 中文描述： | 8K/16K O總線為2.5V的SPI串行EEPROM |
| 文件頁(yè)數(shù)： | 5/12頁(yè) |
| 文件大?。?/td> | 86K |
| 代理商： | 24LC080-P |
1996 Microchip Technology Inc.
Preliminary
DS21145D-page 5
25LC080/160
2.0
PRINCIPLES OF OPERATION
The 25LC080/160 is an 1024/2048 byte EEPROM
designed to interface directly with the Serial Peripheral
Interface (SPI) port of many of today’s popular micro-
controller families, including Microchip’s midrange
PIC16CXX microcontrollers. It may also interface with
microcontrollers that do not have a built-in SPI port by
using discrete I/O lines programmed properly with soft-
ware.
The 25LC080/160 contains an 8-bit instruction register.
The part is accessed via the SI pin, with data being
clocked in on the rising edge of SCK. If the WPEN bit in
the status register is set, the WP pin must be held high
to allow writing to the non-volatile bits in the status reg-
ister.
Table 2-1 contains a list of the possible instruction bytes
and format for device operation. All instructions,
addresses and data are transferred MSB first, LSB last.
Data is sampled on the first rising edge of SCK after CS
goes low. If the clock line is shared with other peripheral
devices on the SPI bus, the user can assert the HOLD
input and place the 25LC080/160 in ‘HOLD’ mode.
After releasing the HOLD pin, operation will resume
from the point when the HOLD was asserted.
2.1
Write Enable (WREN) and Write
Disable (WRDI)
The 25LC080/160 contains a write enable latch. This
latch must be set before any write operation will be
completed internally. The WREN instruction will set the
latch, and the WRDI will reset the latch. The following is
a list of conditions under which the write enable latch
will be reset:
Power-up
WRDI instruction successfully executed
WRSR instruction successfully executed
WRITE instruction successfully executed
2.2
Read Status Register (RDSR)
The RDSR instruction provides access to the status
register. The status register may be read at any time,
even during a write cycle. The status register is format-
ted as follows:
The
Write-In-Process (WIP)
bit indicates whether the
25LC080/160 is busy with a write operation. When set
to a ‘1’ a write is in progress, when set to a ‘0’ no write
is in progress. This bit is read only.
The
Write Enable Latch (WEL)
bit indicates the status
of the write enable latch. When set to a ‘1’ the latch
allows writes to the array and status register, when set
to a ‘0’ the latch prohibits writes to the array and status
register. The state of this bit can always be updated via
7
6
X
5
X
4
X
3
2
1
0
WPEN
BP1
BP0
WEL
WIP
the WREN or WRDI commands regardless of the state
of write protection on the status register. This bit is read
only.
The
Block Protection (BP0 and BP1)
bits indicate
which blocks are currently write protected. These bits
are set by the user issuing the WRSR instruction.
These bits are non-volatile.
The
Write Protect Enable (WPEN)
bit is a non-volatile
bit that is available as an enable bit for the WP pin. The
Write Protect (WP) pin and the Write Protect Enable
(WPEN) bit in the status register control the program-
mable hardware write protect feature. Hardware write
protection is enabled when WP pin is low and the
WPEN bit is high. Hardware write protection is disabled
when either the WP pin is high or the WPEN bit is low.
When the chip is hardware write protected, only writes
to non-volatile bits in the status register are disabled.
See Table 2-2 for matrix of functionality on the WPEN
bit and Figure 2-1 for a flowchart of Table 2-2.
See Figure 3-5 for RDSR timing sequence.
TABLE 2-1:
INSTRUCTION SET
Instruction
Name
Instruction
Format
Description
WREN
0000 0110
Set the write enable
latch (enable write
operations)
WRDI
0000 0100
Reset the write
enable latch (disable
write operations)
RDSR
0000 0101
Read status register
WRSR
0000 0001
Write status register
(write protect enable
and block write pro-
tection bits)
READ
0000 0011
Read data from
memory array begin-
ning at selected
address
WRITE
0000 0010
Write data to memory
array beginning at
selected address
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 24LC080-SN | 8K/16K 2.5V SPI O Bus Serial EEPROM |
| 24LC08B | 8K/16K I 2 C ⑩ Serial EEPROMs in ISO Micromodules |
| 24LC08B-MT | 8K/16K I 2 C ⑩ Serial EEPROMs in ISO Micromodules |
| 24LC08B Module | 8K/16K IIC Sserial EEPROMs in ISO micromoduls(8K位,1M次擦寫周期,ISO模塊) |
| 24LC16B Module | 16K IIC Serial EEPROMs in ISO micromoduls(16K位,1M次擦寫周期,ISO模塊) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 24LC080-SN | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8K/16K 2.5V SPI O Bus Serial EEPROM |
| 24LC08B | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8K I2C? Serial EEPROM |
| 24LC08B/MT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM |
| 24LC08B/P | 功能描述:電可擦除可編程只讀存儲(chǔ)器 1kx8 - 2.5V RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| 24LC08B-/P | 制造商:Microchip Technology Inc 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。