參數(shù)資料
型號(hào): 24C05LN
廠商: Fairchild Semiconductor Corporation
元件分類: EEPROM
英文描述: 4K-Bit Standard 2-Wire Bus Interface Serial EEPROM
中文描述: 4K的位標(biāo)準(zhǔn)2線總線接口的串行EEPROM
文件頁數(shù): 10/14頁
文件大?。?/td> 104K
代理商: 24C05LN
10
www.fairchildsemi.com
NM24C04/05 Rev. G
N
Acknowledge
The NM24C04/05 device will always respond with an acknowl-
edge after recognition of a start condition and its slave address. If
both the device and a write operation have been selected, the
NM24C04/05 will respond with an acknowledge after the receipt
of each subsequent eight bit byte.
In the read mode the NM24C04/05 slave will transmit eight bits of
data, release the SDA line and monitor the line for an acknowl-
edge. If an acknowledge is detected, NM24C04/05 will continue
to transmit data. If an acknowledge is not detected,NM24C04/05
will terminate further data transmissions and await the stop
condition to return to the standby power mode.
Device Addressing
Following a start condition the master must output the address of
the slave it is accessing. The most significant four bits of the slave
address are those of the device type identifier. This is fixed as
1010 for all EEPROM devices.
Refer the following table for Slave Addresses string details:
Device
A0 A1 A2 Page
Page Block
Addresses
Blocks
NM24C04/05
P
A
A
2
0, 1
A: Refers to a hardware configured Device Address pin.
P: Refers to an internal PAGE BLOCK.
All IIC EEPROMs use an internal protocol that defines a PAGE
BLOCK size of 2K bits (for Word addresses 0x00 through 0xFF).
Therefore, address bits A0, A1, or A2 (if designated 'P') are used
to access a PAGE BLOCK in conjunction with the Word address
used to access any individual data byte.
The last bit of the slave address defines whether a write or read
condition is requested by the master. A '1' indicates that a read
operation is to be executed, and a '0' initiates the write mode.
A simple review: After the NM24C04/05 recognizes the start
condition, the devices interfaced to the IIC bus wait for a slave
address to be transmitted over the SDA line. If the transmitted
slave address matches an address of one of the devices, the
designated slave pulls the line LOW with an acknowledge signal
and awaits further transmissions.
Device Type
Identifier
Device
Address
1
0
1
0
A2
A1
A0
R/W
(LSB)
NM24C04/05
Page
Block Address
相關(guān)PDF資料
PDF描述
24C080-EP 8K/16K 5.0V SPI Bus Serial EEPROM
24C080-ESN 8K/16K 5.0V SPI Bus Serial EEPROM
24C080-IP 8K/16K 5.0V SPI Bus Serial EEPROM
24C080-ISN 8K/16K 5.0V SPI Bus Serial EEPROM
24C080-P 8K/16K 5.0V SPI Bus Serial EEPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
24C05WI-G 制造商: 功能描述: 制造商:undefined 功能描述:
24C08 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS IC 2-WIRE BUS 8K ELECTRICALLY ERASABLE PROGRAMMABLE ROM 1K X 8 BIT EEPROM
24C080-EP 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8K/16K 5.0V SPI Bus Serial EEPROM
24C080-ESN 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8K/16K 5.0V SPI Bus Serial EEPROM
24C080-IP 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8K/16K 5.0V SPI Bus Serial EEPROM