- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368877 > 24C02SCW 5V High-Speed RS-232 Transceivers with 0.1uF Capacitors PDF資料下載
參數(shù)資料
| 型號： | 24C02SCW |
| 元件分類： | RS-232 |
| 英文描述： | 5V High-Speed RS-232 Transceivers with 0.1uF Capacitors |
| 中文描述： | 5V的高速RS - 232收發(fā)器與0.1uF電容 |
| 文件頁數(shù)： | 7/12頁 |
| 文件大?。?/td> | 168K |
| 代理商： | 24C02SCW |
1999 Microchip Technology Inc.
DS21170D-page 7
24C01SC/02SC
5.0
ACKNOWLEDGE POLLING
Since the device will not acknowledge during a write
cycle, this can be used to determine when the cycle is
complete (this feature can be used to maximize bus
throughput). Once the stop condition for a write com-
mand has been issued from the master, the device ini-
tiates the internally timed write cycle. ACK polling can
be initiated immediately. This involves the master send-
ing a start condition followed by the control byte for a
write command (R/W = 0). If the device is still busy with
the write cycle, then NO ACK will be returned. If the
cycle is complete, then the device will return the ACK,
and the master can then proceed with the next read or
write command. See Figure 5-1 for flow diagram.
FIGURE 5-1:
ACKNOWLEDGE POLLING
FLOW
Send
Write Command
Send Stop
Condition to
Initiate Write Cycle
Send Start
Send Control Byte
with R/W = 0
Did Device
Acknowledge
(ACK = 0)
Next
Operation
NO
YES
6.0
READ OPERATION
Read operations are initiated in the same way as write
operations with the exception that the R/W bit of the
slave address is set to one. There are three basic types
of read operations: current address read, random read,
and sequential read.
6.1
Current Address Read
The 24C01SC/02SC contains an address counter that
maintains the address of the last word accessed, inter-
nally incremented by one. Therefore, if the previous
access (either a read or write operation) was to
address n, the next current address read operation
would access data from address n + 1. Upon receipt of
the slave address with R/W bit set to one, the
24C01SC/02SC issues an acknowledge and transmits
the 8-bit data word. The master will not acknowledge
the transfer but does generate a stop condition and the
24C01SC/02SC
discontinues
(Figure 6-1).
transmission
6.2
Random Read
Random read operations allow the master to access
any memory location in a random manner. To perform
this type of read operation, first the word address must
be set. This is done by sending the word address to the
24C01SC/02SC as part of a write operation. After the
word address is sent, the master generates a start con-
dition following the acknowledge. This terminates the
write operation, but not before the internal address
pointer is set. Then, the master issues the control byte
again but with the R/W bit set to a one. The
24C01SC/02SC will then issue an acknowledge and
transmits the 8-bit data word. The master will not
acknowledge the transfer but does generate a stop
condition and the 24C01SC/02SC discontinues trans-
mission (Figure 6-2).
This Material Copyrighted by Its Respective Manufacturer
相關PDF資料 |
PDF描述 |
|---|---|
| 24C02SCW08 | Silicon Serial Number |
| 24C02SCWF | I2C Serial EEPROM |
| 24C02SCWF08 | I2C Serial EEPROM |
| 24C01 | 2-Wire Serial EEPROM |
| 24C01SC-S | 24C01C-P 24C01C-IP 24C01C-EP 24C01C-SN 24C01C-ISN 24C01C-ESN 24C01C-ST 24C01C-IST 24C01C-EST |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 24C02SC-W | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:24C01C-P 24C01C-IP 24C01C-EP 24C01C-SN 24C01C-ISN 24C01C-ESN 24C01C-ST 24C01C-IST 24C01C-EST |
| 24C02SCW08 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM |
| 24C02SC-W08 | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:24C01C-P 24C01C-IP 24C01C-EP 24C01C-SN 24C01C-ISN 24C01C-ESN 24C01C-ST 24C01C-IST 24C01C-EST |
| 24C02SCWF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM |
| 24C02SC-WF | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:24C01C-P 24C01C-IP 24C01C-EP 24C01C-SN 24C01C-ISN 24C01C-ESN 24C01C-ST 24C01C-IST 24C01C-EST |
發(fā)布緊急采購，3分鐘左右您將得到回復。