- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368838 > 2105011 LUBRICANT GREASE 85G PDF資料下載
參數(shù)資料
| 型號(hào)： | 2105011 |
| 英文描述： | LUBRICANT GREASE 85G |
| 中文描述： | 潤(rùn)滑脂85克 |
| 文件頁(yè)數(shù)： | 7/15頁(yè) |
| 文件大?。?/td> | 92K |
| 代理商： | 2105011 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
21050 PCI-to-PCI Bridge Hardware Implementation
Application Note
7
3.0
Clocking
The following sections provide an overview of 21050 clocking requirements, and explain how to
implement clocks using the 21050 on a motherboard and an option card.
3.1
21050 Clocking
The 21050 has two clocking domains, one for the primary PCI interface and one for the secondary
PCI interface. Both interfaces must operate at the same frequency and must be synchronous to each
other.
The primary clocking domain is controlled by the p_clk input.
The secondary bus arbiter pins and the data synchronization pins operate in the secondary interface
clocking domain. The secondary clocking domain is controlled by the s_clk input.
The relationship between the p_clk and s_clk inputs has the following restrictions:
Both interfaces must operate at the same frequency.
Maximum clock frequency is 33 MHz.
Maximum delay between p_clk and s_clk is 7 ns for both rising and falling edges.
Minimum delay between p_clk and s_clk is 0 ns, that is, s_clk cannot precede p_clk for both
rising and falling edges.
Input duty cycle of p_clk must be between 45–55%, measured at 1.5V.
3.2
21050 Output Clocks
The 21050 generates seven secondary bus clock outputs, s_clk_o<6:0>. These clocks are derived
from p_clk. Use one of the secondary clock outputs as the secondary clock input to the 21050, and
use the six other outputs for devices on the secondary bus.
These s_clk_o<6:0> clock outputs are generated directly from p_clk, and their relationship to p_clk
has the following restrictions:
All clock outputs must operate at the same frequency.
Maximum delay between p_clk and s_clk_o is 5 ns for both rising and falling edges.
Minimum delay between p_clk and s_clk_o is 0 ns for both rising and falling edges.
21050 skews the duty cycle by adding a maximum of 1.5 ns to clock high (and, therefore,
removing that same amount from clock low).
It is recommended that the 21050 secondary clock outputs not be used as primary clock inputs to
another 21050, because the 21050 can skew the duty cycle of the secondary clock outputs that it
generates. As a general rule, do not use the secondary clock outputs when the 21050 is
implemented on a motherboard, because a card containing another 21050 might be plugged into
one of the option card slots. However, you must use the 21050 secondary clock outputs when the
21050 is implemented on an option card.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 2105012 | SUPER LUBE 400G |
| 2105021 | SUPERLUBE OEL OIL 7G |
| 21050-AA | PCI Bus Interface/Controller |
| 21052-AA | PCI Bus Interface/Controller |
| 21052-AB | PCI Bus Interface/Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 2105012 | 制造商:Henkel Corporation / Loctite 功能描述:GREASE SUPERLUBE 400G 制造商:LOCTITE 功能描述:GREASE, SUPERLUBE, 400G |
| 21-0501-20 | 功能描述:IC 與器件插座 STRIP LINE BIFURCATE 21 PINS TIN RoHS:否 制造商:Molex 產(chǎn)品:LGA Sockets 節(jié)距:1.02 mm 排數(shù): 位置/觸點(diǎn)數(shù)量:2011 觸點(diǎn)電鍍:Gold 安裝風(fēng)格:SMD/SMT 端接類型:Solder 插座/封裝類型:LGA 2011 工作溫度范圍:- 40 C to + 100 C |
| 21-0501-21 | 功能描述:IC 與器件插座 STRIP LINE BIFURCATE 21 PINS GOLD RoHS:否 制造商:Molex 產(chǎn)品:LGA Sockets 節(jié)距:1.02 mm 排數(shù): 位置/觸點(diǎn)數(shù)量:2011 觸點(diǎn)電鍍:Gold 安裝風(fēng)格:SMD/SMT 端接類型:Solder 插座/封裝類型:LGA 2011 工作溫度范圍:- 40 C to + 100 C |
| 210-501-21-38 | 制造商:MARL International Limited 功能描述:T1 3/4 5mm MES red LED,12Vdc |
| 210-501-21-38_1312 | 制造商:MARL 制造商全稱:Marl International Limited 功能描述:filament replacement leds |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。