參數(shù)資料
型號(hào): 17S05LVI
廠商: Xilinx, Inc.
英文描述: Spartan Family of One-Time Programmable Configuration PROMs
中文描述: Spartan系列一次性可編程配置PROM的
文件頁數(shù): 3/9頁
文件大?。?/td> 107K
代理商: 17S05LVI
Spartan Family of One-Time Programmable Configuration PROMs (XC17S00)
DS030 (v1.8) October 10, 2001
Product Specification
www.xilinx.com
1-800-255-7778
3
R
Master Serial mode provides a simple configuration inter-
face (
Figure 1
). Only a serial data line and two control lines
are required to configure the Spartan device. Data from the
PROM is read sequentially, accessed via the internal
address and bit counters which are incremented on every
valid rising edge of CCLK.
If the user-programmable, dual-function D
IN
pin on the
Spartan device is used only for configuration, it must still be
held at a defined level during normal operation. The Spar-
tan family takes care of this automatically with an on-chip
default pull-up resistor.
Programming the FPGA With Counters
Unchanged Upon Completion
When multiple-configurations for a single Spartan device
are stored in a PROM, the OE pin should be tied Low. Upon
power-up, the internal address counters are reset and con-
figuration begins with the first program stored in memory.
Since the OE pin is held Low, the address counters are left
unchanged after configuration is complete. Therefore, to
reprogram the FPGA with another program, the DONE line
is pulled Low and configuration begins at the last value of
the address counters.
This method fails if a user applies RESET during the Spar-
tan device configuration process. The Spartan device
aborts the configuration and then restarts a new configura-
tion, as intended, but the PROM does not reset its address
counter, since it never saw a High level on its OE input. The
new configuration, therefore, reads the remaining data in
the PROM and interprets it as preamble, length count etc.
Since the Spartan device is the Master, it issues the neces-
sary number of CCLK pulses, up to 16 million (2
24
) and
DONE goes High. However, the Spartan device configura-
tion will be completely wrong, with potential contentions
inside the Spartan device and on its output pins. This
method must, therefore, never be used when there is any
chance of external reset during configuration.
Figure 1:
Master Serial Mode.
The one-time-programmable Spartan PROM supports automatic loading of configuration programs.
An early DONE inhibits the PROM data output one CCLK cycle before the Spartan FPGA I/Os become active.
D
IN
CCLK
INIT
DONE
Spartan
PROM
DATA
3.3V
CLK
CE
Spartan
Master Serial
(Low Resets the Address Pointer)
DS030_01_101001
CCLK
(Output)
D
IN
D
OUT
(Output)
OE/RESET
MODE
4.7K
V
CC
V
CC
V
CC
相關(guān)PDF資料
PDF描述
17S05PC Spartan Family of One-Time Programmable Configuration PROMs
17S05PI Spartan Family of One-Time Programmable Configuration PROMs
17S05SC Spartan Family of One-Time Programmable Configuration PROMs
17S05SI Spartan Family of One-Time Programmable Configuration PROMs
17S05VC Spartan Family of One-Time Programmable Configuration PROMs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
17S05PC 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan Family of One-Time Programmable Configuration PROMs
17S05PI 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan Family of One-Time Programmable Configuration PROMs
17S05SC 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan Family of One-Time Programmable Configuration PROMs
17S05SI 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan Family of One-Time Programmable Configuration PROMs
17S05VC 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan Family of One-Time Programmable Configuration PROMs