參數(shù)資料
型號(hào): 1340TBPC
廠商: TRIQUINT SEMICONDUCTOR INC
元件分類(lèi): 數(shù)字傳輸電路
英文描述: RECEIVER
封裝: PLASTIC, DIP-20
文件頁(yè)數(shù): 6/12頁(yè)
文件大?。?/td> 221K
代理商: 1340TBPC
Lucent Technologies Inc.
3
Data Sheet
January 2000
1340-Type Lightwave Receiver
Description (continued)
To help ensure high product reliability and customer
satisfaction, Lucent is committed to an intensive quality
program that starts in the design phase and proceeds
through the manufacturing and shipping process. Opto-
electronics subsystems are qualied to Lucent internal
standards using MIL-STD-883 test methods and pro-
cedures and sampling techniques consistent with
Tel-
cordia Technologies requirements. The 1340 receiver
qualication program meets the intent of
Telcordia
Technologies TR-NWT-000468 and TA-TSY-000983.
Application Information
The 1340 receiver is a highly sensitive ber-optic
receiver. Although the data outputs are digital logic lev-
els (PECL), the device should be thought of as an ana-
log component. When laying out the printed-wiring
board (PWB), the 1340 receiver should be given the
same type of consideration one would give to a sensi-
tive analog component.
At a minimum, a double-sided printed-wiring board with
a large component-side ground plane beneath the
receiver must be used. In applications that include
many other high-speed devices, a multilayer PWB is
highly recommended. This permits the placement of
power and ground connections on separate layers,
which helps minimize the coupling of unwanted signal
noise into the power supplies of the receiver.
Layout Considerations
A ber-optic receiver employs a very high-gain, wide-
bandwidth transimpedance amplier. The amplier
detects and amplies signals that are only tens of nA in
amplitude. Any unwanted signal currents that couple
into the receiver circuitry cause a decrease in the
receiver’s sensitivity and can also degrade the perfor-
mance of the receiver’s loss of signal (FLAG) circuit.
To minimize the coupling of unwanted noise into the
receiver, route high-level, high-speed signals such as
transmitter inputs and clock lines as far away as possi-
ble from the receiver pins. If this is not possible, then
the PWB layout engineer should consider interleaving
the receiver signal and ag traces with ground traces in
order to provide the required isolation.
Noise that couples into the receiver through the power
supply pins can also degrade device performance. The
application schematics, Figures 3—5, show recom-
mended power supply ltering that helps minimize
noise coupling into the receiver. The bypass capacitors
should be high-quality ceramic devices rated for RF
applications. They should be surface-mount compo-
nents placed as close as possible to the receiver power
supply pins. The ferrite bead should have as high an
impedance as possible in the frequency range that is
most likely to cause problems. This will vary for each
application and is dependent on the signaling frequen-
cies present on the application circuit card. Surface-
mount, high-impedance beads are available from sev-
eral manufacturers.
Data and Flag Outputs
The data outputs of the 1340 receiver are driven by
open-emitter NPN transistors which have an output
impedance of approximately 7
. Each output can pro-
vide approximately 50 mA maximum output current.
Due to the high switching speeds of ECL outputs,
transmission line design must be used to interconnect
components. To ensure optimum signal delity, both
data outputs (DATA and DATA) should be terminated
identically. The signal lines connecting the data outputs
to the next device should be equal in length and should
have matched impedances.
Controlled impedance stripline or microstrip construc-
tion must be used to preserve the quality of the signal
into the next component and to minimize reections
back into the receiver. Excessive ringing due to reec-
tions caused by improperly terminated signal lines
makes it difcult for the component receiving these sig-
nals to decipher the proper logic levels and may cause
transitions to occur where none were intended. Also, by
minimizing high frequency ringing due to reections
caused by improperly designed and terminated signal
lines, possible EMI problems can be avoided. The
applications sections in the Signetics*
ECL 10K/100K
Data Manual or the National Semiconductor
ECL
Logic Databook and Design Guide provide excellent
design information on ECL interfacing.
*
Signetics is a registered trademark of Signetics Corp.
National Semiconductor is a registered trademark of National
Semiconductor Corporation.
相關(guān)PDF資料
PDF描述
1340TAPC RECEIVER
1340FNPC RECEIVER
1340FMPC RECEIVER
1340FCPC RECEIVER
1340FBPC RECEIVER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
1340TMPC 制造商:AGERE 制造商全稱(chēng):AGERE 功能描述:1340-Type Lightwave Receiver
1340TNPC 制造商:AGERE 制造商全稱(chēng):AGERE 功能描述:1340-Type Lightwave Receiver
1340-TYPE 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Lightwave Receiver
1341 制造商:Paladin Tools 功能描述: 制造商:Adafruit Industries 功能描述:LPCXpresso LPC1769 Development Board with LPC-Link 制造商:Abbatron/HH Smith 功能描述: 制造商:Paladin Tools 功能描述:RJ22 Handset Crimper
1341 WH001 制造商:Alpha Wire 功能描述:Single conductor, 22 AWG, WHITE TC PVC, BRAID NYLON HOOK UP wire - 1000 FT 19/34