- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2058 > 0W344-004-XTP (ON Semiconductor)DSP BELASIGNA 200 AUDIO 52-NQFN PDF資料下載
參數(shù)資料
| 型號(hào)： | 0W344-004-XTP |
| 廠商： | ON Semiconductor |
| 文件頁數(shù)： | 13/43頁 |
| 文件大?。?/td> | 0K |
| 描述： | DSP BELASIGNA 200 AUDIO 52-NQFN |
| 產(chǎn)品變化通告： | BelaSigna 200 QFN Obsolescence 09/Dec/2009 |
| 標(biāo)準(zhǔn)包裝： | 500 |
| 系列： | BelaSigna® 200 |
| 類型： | 音頻處理器 |
| 應(yīng)用： | 便攜式設(shè)備 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 52-TFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 52-NQFP（8x8） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
BelaSigna 200
7.1 Weighted Overlap-Add (WOLA) Filterbank Coprocessor
The WOLA coprocessor performs low-delay, high-fidelity filterbank processing to provide efficient time-frequency processing. The
coprocessor stores intermediate data values, program code and window coefficients in its own memory space. Audio data are
accessed directly from the input and output FIFOs where they are automatically managed by the IOP.
The WOLA coprocessor can be configured to handle different sizes and types of transforms, such as mono, simple stereo or full stereo
configurations. The number of bands, the stacking mode (even or odd), the oversampling factor, and the shape of the analysis and
synthesis windows used are all configurable. The selected set of parameters affects both the frequency resolution, the group delay
through the WOLA coprocessor and the number of cycles needed for complete execution.
The WOLA coprocessor can generate both real and complex data. Either real or complex gains can be applied. The RCore always has
access to these values through shared memories. All parameters are configurable with microcode, which is used to control the WOLA
during execution.
The RCore initiates all WOLA functions (analysis, gain applications, synthesis) through dedicated control registers. A dedicated
interrupt is used to signal completion of a WOLA function.
Many standard WOLA microcode configurations are delivered with the EDK. These configurations have been specially designed for low
group delay and high fidelity.
7.2 Input Output Processor (IOP)
The IOP is an audio-optimized configurable DMA unit for audio data samples. It manages the collection of data from the A/D converters
to the input FIFO and feeds digital data to the audio output stage from the output FIFO. The IOP can be configured to access data in
the FIFOs in four different ways:
Mono mode: Input samples are stored sequentially in the input FIFO. Output samples are stored sequentially in the output FIFO.
Simple stereo mode: Input samples from the two channels are stored interleaved in the input FIFO. Output samples for the single
output channel are stored in the lower part of the output FIFO.
Digital mixed mode: Input samples from the two channels are stored in each half of the input FIFO. Output samples for the single
output channel are stored in the lower half of the output FIFO.
Full stereo mode: Input samples from the two channels are stored interleaved in the input FIFO. Output samples for the two output
channels are stored interleaved in the output FIFO. (Note: A one-in, two-out configuration can be achieved in this mode by leaving
the second input unused).
Figure 10: Four Audio Modes
Rev. 16 | Page 20 of 43 | www.onsemi.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 0W888-002-XTP | DSP BELASIGNA 250 AUDIO 64LFBGA |
| 3336-52 | IC PLL INTEGER-N 3GHZ 48-QFN |
| 5P49EE602NLGI | IC CLOCK GENERATOR 24QFN |
| 5P49EE801NDGI | IC CLOCK GENERATOR 28QFN |
| 74ABT16240ADGG,518 | IC INVERTER QUAD 4-INPUT 48TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 0W344-005-XTP | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC BELASIGNA 200 QFN 1000RL RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| 0W588-002-XUA | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC BELASIGNA 200 WLCSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| 0W589-005-XDS | 功能描述:音頻模/數(shù)轉(zhuǎn)換器 IC AUDIO AD/DA RoHS:否 制造商:Wolfson Microelectronics 轉(zhuǎn)換速率: 分辨率: ADC 輸入端數(shù)量: 工作電源電壓: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝: |
| 0W589-007-XDS | 功能描述:音頻模/數(shù)轉(zhuǎn)換器 IC AUDIO AD/DA RoHS:否 制造商:Wolfson Microelectronics 轉(zhuǎn)換速率: 分辨率: ADC 輸入端數(shù)量: 工作電源電壓: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝: |
| 0W598001EVK | 制造商:ON Semiconductor 功能描述:B250 EDK SGL PURCH - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。