318
CHAPTER 16 SERIAL INTERFACE CHANNEL 0 (
μ
PD78018FY SUBSERIES)
Figure 16-3. Format of Serial Operation Mode Register 0
Notes 1.
Bit 6 (COI) is a read-only bit.
2.
The clock frequency is 1/16 of the frequency output by TO2 in the I
2
C bus mode.
3.
This pin can be used as P25 (CMOS input) when used only for transmission.
4.
This pin can be freely used for port function.
5.
Set bit 5 (SIC) of the interrupt timing specification register (SINT) to 1 when using the wake-up
function. Do not execute an instruction that writes the serial I/O shift register 0 (SIO0) while WUP
= 1.
6.
COI is 0 when CSIE0 = 0.
Remark
×
PM
××
: Port mode register
P
××
: Output latch of port
: Don’t care
<6>
<5>
4
3
2
1
0
<7>
Symbol
CSIM0 CSIE0
COI
WUP
CSIM04 CSIM03 CSIM02 CSIM01 CSIM00
CSIM01
0
1
Selects clock of serial interface channel 0
Clock externally input to SCK0/SCL pin
Output of 8-bit timer register 2 (TM2)
0
R/W
1
Clock specified by bits 0-3 of timer clock select register 3 (TCL3)
CSIM
04
0
CSIM00
×
0
1
FF60H 00H R/W
Note 1
Address On reset R/W
R/W
CSIM
03
CSIM
02
PM25 P25 PM26 P26 PM27 P27
Operation
mode
First bit
SI0/SB0/P25
pin function
SO0/SB1/P26
pin function
SCK0/P27
pin function
×
WUP
0
1
Controls wake-up function
Generates interrupt request signal in all modes each time serial transfer is executed
Generates interrupt request signal when address received after start condition is detected in I C bus mode
(when CMDD = 1) coincides with data of slave address register (SVA)
R/W
1
MSB
LSB
1
×
0
0
0
1
3-wire serial
l/O mode
SI0
(input)
SO0
(CMOS output)
SCK0
(CMOS l/O)
Note 3
2-wire serial
l/O mode
or I C bus
mode
0
SCK0/SCL
(N-ch open
drain l/O)
1
1
1
×
0
×
0
0
×
0
×
0
0
1
1
Note 4 Note 4
Note 4 Note 4
MSB
P25 (CMOS I/O)
SB0/SDA0
(N-ch open
drain I/O)
SB1/SDA1
(N-ch open
drain I/O)
P26 (CMOS I/O)
2
Note 2
COI
0
Slave address comparison result flag
Note 6
Data of slave address register (SVA) does not coincide with data of serial l/O shift register 0 (SIO0)
Data of slave address register (SVA) coincides with data of serial l/O shift register 0 (SIO0)
R
1
CSIE0
0
Controls operation of serial interface channel 0
Stops operation
Enables operation
R/W
1
Note 5