77
CHAPTER 4 INSTRUCTION SET
Instruction
Group
Clock
Flag
Mnemonic
Operands
Byte
Operation
Note 1
Note 2
Z AC CY
Conditional
BT
saddr.bit,$addr16
3
8+3n
9+3n
PC
←
PC+3+jdisp8 if (saddr.bit)=1
Branch
sfr.bit,$addr16
4
–
11+4n
PC
←
PC+4+jdisp8 if sfr.bit=1
A.bit,$addr16
3
8+3n
–
PC
←
PC+3+jdisp8 if A.bit=1
PSW.bit,$addr16
3
–
9+3n
PC
←
PC+3+jdisp8 if PSW.bit=1
[HL].bit,$addr16
3
10+3n
11+4n
PC
←
PC+3+jdisp8 if (HL).bit=1
BF
saddr.bit,$addr16
4
10+4n
11+4n
PC
←
PC+4+jdisp8 if (saddr.bit)=0
sfr.bit,$addr16
4
–
11+4n
PC
←
PC+4+jdisp8 if sfr.bit=0
A.bit,$addr16
3
8+3n
–
PC
←
PC+3+jdisp8 if A.bit=0
PSW.bit,$addr16
4
–
11+4n
PC
←
PC+4+jdisp8 if PSW.bit=0
[HL].bit,$addr16
3
10+3n
11+4n
PC
←
PC+3+jdisp8 if (HL).bit=0
BTCLR
saddr.bit,$addr16
4
10+4n
12+4n
PC
←
PC+4+jdisp8 if (saddr.bit)=1
then reset (saddr.bit)
sfr.bit,$addr16
4
–
12+4n
PC
←
PC+4+jdisp8 if sfr.bit=1
then reset sfr.bit
A.bit,$addr16
3
8+3n
–
PC
←
PC+3+jdisp8 if A.bit=1
then reset A.bit
PSW.bit,$addr16
4
–
12+4n
PC
←
PC+4+jdisp8 if PSW.bit=1
then reset PSW.bit
×
×
×
[HL].bit,$addr16
3
10+3n
12+4n+m
PC
←
PC+3+jdisp8 if (HL).bit=1
then reset (HL).bit
DBNZ
B,$addr16
2
6+2n
–
B
←
B–1, then PC
←
PC+2+jdisp8 if B
≠
0
C,$addr16
2
6+2n
–
C
←
C–1, then PC
←
PC+2+jdisp8 if C
≠
0
saddr,$addr16
3
8+3n
10+3n
(saddr)
←
(saddr)–1, then
PC
←
PC+3+jdisp8 if (saddr)
≠
0
CPU
SEL
RBn
2
4+2n
–
RBS1,0
←
n
Control
NOP
1
2+n
–
No Operation
EI
2
–
6+2n
IE
←
1 (Enable Interrupt)
DI
2
–
6+2n
IE
←
0 (Disable Interrupt)
HALT
2
6+2n
–
Set HALT Mode
STOP
2
6+2n
–
Set STOP Mode
Notes 1.
When the internal high-speed RAM area is accessed or in the instruction with no data access.
2.
When an area except the internal high-speed RAM area is accessed.
Remarks 1.
1 instruction clock cycle is 1 CPU clock cycle (f
CPU
) selected by the processor clock control register
(PCC).
2.
n indicates the number of waits per byte when the external memory expansion area is read or fetched.
3.
m indicates the number of waits when the external memory expansion area is written to.