71
CHAPTER 4 INSTRUCTION SET
Instruction
Group
Clock
Flag
Mnemonic
Operands
Byte
Operation
Note 1
Note 2
Z AC CY
16-Bit Data
MOVW
rp,#word
3
6+3n
–
rp
←
word
Transfer
saddrp,#word
4
8+4n
10+4n
(saddrp)
←
word
sfrp,#word
4
–
10+4n
sfrp
←
word
AX,saddrp
2
6+2n
8+2n
AX
←
(saddrp)
saddrp,AX
2
6+2n
8+2n
(saddrp)
←
AX
AX,sfrp
2
–
8+2n
AX
←
sfrp
sfrp,AX
2
–
8+2n
sfrp
←
AX
AX,rp
Note 3
1
4+n
–
AX
←
rp
rp,AX
Note 3
1
4+n
–
rp
←
AX
AX,!addr16
3
10+3n
12+5n
AX
←
(addr16)
!addr16,AX
3
10+3n
12+2m+3n
(addr16)
←
AX
XCHW
AX,rp
Note 3
1
4+n
–
AX
rp
8-Bit
ADD
A,#byte
2
4+2n
–
A,CY
←
A+byte
×
×
×
Operation
saddr,#byte
3
6+3n
8+3n
(saddr), CY
←
(saddr)+byte
×
×
×
A,r
Note 4
2
4+2n
–
A,CY
←
A+r
×
×
×
r,A
2
4+2n
–
r,CY
←
r+A
×
×
×
A,saddr
2
4+2n
5+2n
A,CY
←
A+(saddr)
×
×
×
A,!addr16
3
8+3n
9+4n
A,CY
←
A+(addr16)
×
×
×
A,[HL]
1
4+n
5+2n
A,CY
←
A+(HL)
×
×
×
A,[HL+byte]
2
8+2n
9+3n
A,CY
←
A+(HL+byte)
×
×
×
A,[HL+B]
2
8+2n
9+3n
A,CY
←
A+(HL+B)
×
×
×
A,[HL+C]
2
8+2n
9+3n
A,CY
←
A+(HL+C)
×
×
×
ADDC
A,#byte
2
4+2n
–
A,CY
←
A+byte+CY
×
×
×
saddr,#byte
3
6+3n
8+3n
(saddr),CY
←
(saddr)+byte+CY
×
×
×
A,r
Note 4
2
4+2n
–
A,CY
←
A+r+CY
×
×
×
r,A
2
4+2n
–
r,CY
←
r+A+CY
×
×
×
A,saddr
2
4+2n
5+2n
A,CY
←
A+(saddr)+CY
×
×
×
A,!addr16
3
8+3n
9+4n
A,CY
←
A+(addr16)+CY
×
×
×
A,[HL]
1
4+n
5+2n
A,CY
←
A+(HL)+CY
×
×
×
A,[HL+byte]
2
8+2n
9+3n
A,CY
←
A+(HL+byte)+CY
×
×
×
A,[HL+B]
2
8+2n
9+3n
A,CY
←
A+(HL+B)+CY
×
×
×
A,[HL+C]
2
8+2n
9+3n
A,CY
←
A+(HL+C)+CY
×
×
×
Notes 1.
When the internal high-speed RAM area is accessed or in the instruction with no data access.
2.
When an area except the internal high-speed RAM area is accessed.
3.
Only when rp = BC, DE, or HL
4.
Except r = A.
Remarks 1.
1 instruction clock cycle is 1 CPU clock cycle (f
CPU
) selected by the processor clock control register
(PCC).
2.
n indicates the number of waits per byte when the external memory expansion area is read or fetched.
3.
m indicates the number of waits when the external memory expansion area is written to.