
Major Revisions in This Edition
Page
Description
Throughout
μPD703003A, 70F3003A and 703005A are added.
P.4
P.9
P.16
P.21
P.32
P.32
P.37
P.40
P.43
P.47
P.71
P.84
P.105
P.106
P.106
P.106
P.107
P.109
P.109
P.110
P.112
P.117
P.118
P.121
P.146
P.147
P.148
P.151
P.151
P.152
P.180
P.182
P.193
P.205
1.5 Pin Configuration (Top View)
No.40 and 43 pins are changed.
1.7 Differences among Products
is added.
Notes are added to
2.2 Pin Status
.
Descriptions are added in
2.3 (9) (b) (ii) UBEN
.
3.3.2 (1) (b) μPD703003A, 70F3003A, and 703005A
is added.
Descriptions are added in
3.3.2 (2) Flash memory programming mode
.
3.4.5 (1) (b) μPD703005A
is added.
3.4.5 (2) (b) μPD703005A
is added.
3.4.6 (2) μPD703003A, 70F3003A, and 703005A
is added.
Figure 3-7 (b) μPD703005A
is added.
4.8 (7) Bus hold timing
is modified.
Figure 5-4 Maskable Interrupt Block Diagram
is added.
6.2 Configuration
is changed.
Descriptions are added in
6.3 Selecting Input Clock
.
6.3.1 Direct mode
is added.
Descriptions are added in
6.3.2 PLL mode
.
Descriptions are added in
6.3.3 Clock control register (CKC)
.
6.5.1 (3) (a) In PLL mode
is added.
6.5.1 (3) (b) In direct mode
is added.
Table 6-1 Operation of Clock Generator by Power Save Control
is modified.
LBEN and UBEN operation status is modified in
Table 6-2 Operating Status in HALT Mode
.
Descriptions are added in
6.5.5 (2) Releasing software STOP mode
.
Descriptions are added in
6.6 Specifying Oscillation Stabilization Time.
6.7 Clock Output Control
is modified.
Figure 7-14 Pulse Width Measurement Timing (Timer 1)
is modified.
Figure 7-15 Setting Procedure for Pulse Width Measurement (Timer 1)
is modified.
Figure 7-17 PWM Output Timing (TM1n)
is modified.
Descriptions are modified in
7.6 (4) Frequency measurement (timer 1)
.
Figure 7-20 Frequency Measurement Timing (TM11)
is modified.
Figure 7-21 Setup Procedure for Frequency Measurement (Timer 1)
is modified.
Figure 8-11 Block Diagram of Baud Rate Generator
is changed.
Table 8-2 Baud Rate Generator 0 to 2 Setup Values
is modified.
From
Figures 9-2
to
9-16
are added.
Figure 9-17 Relation between A/D Converter, Ports, INTC, and RPU
is modified.
The mark
shows major revised points.