
YSS902
3
PIN FUNCTION
No.
Name
I/O
FUNCTION
1
VDD1
-
+5V power supply (for I/Os)
2
RAMCEN
O
External SRAM interface /CE
3
RAMA16
O
External SRAM interface address 16
4
RAMA15
O
External SRAM interface address 15
5SDIB0
I+
PCM input 0 to Sub DSP
6SDIB1
I+
PCM input 1 to Sub DSP
7SDIB2
I+
PCM input 2 to Sub DSP
8XI
I
Crystal oscillator connection (6.125MHz - 50.0MHz)
9XO
O
Crystal oscillator connection
10
VSS
-
Ground
11
AVDD
-
+3.3 V power supply (for PLL circuit)
12
TEST
Test terminal (to be open in normal use)
13
TEST
Test terminal (to be open in normal use)
14
TEST
Test terminal (to be open in normal use)
15
OVFB
O
Detection of overflow at Sub DSP
16
TEST
Test terminal (to be open in normal use)
17
TEST
Test terminal (to be open in normal use)
18
TEST
Test terminal (to be open in normal use)
19
CPO
A
Output terminal for PLL, to be connected to ground through the external analog filter circuit
20
AVSS
-
Ground (for PLL circuit)
21
VDD2
-
+3.3 V power supply (for core logic)
22
SDOA2
O
PCM output from Main DSP (C, LFE)
23
SDOA1
O
PCM output from Main DSP (LS, RS )
24
SDOA0
O
PCM output from Main DSP (L, R)
25
RAMA14
O
External SRAM interface address 14
26
RAMA13
O
External SRAM interface address 13
27
RAMA12
O
External SRAM interface address 12
28
RAMA11
O
External SRAM interface address 11
29
RAMA10
O
External SRAM interface address 10
30
VSS
-
Ground
31
VDD1
-
+5V power supply (for I/Os)
32
OPORT0
O
Output port for general purpose
33
OPORT1
O
Output port for general purpose
34
OPORT2
O
Output port for general purpose
35
OPORT3
O
Output port for general purpose
36
OPORT4
O
Output port for general purpose
37
OPORT5
O
Output port for general purpose
38
OPORT6
O
Output port for general purpose
39
OPORT7
O
Output port for general purpose
40
VSS
-
Ground
41
VDD2
-
+3.3 V power supply (for core logic)
42
RAMA9
O
External SRAM interface address 9
43
RAMA8
O
External SRAM interface address 8
44
RAMA7
O
External SRAM interface address 7
45
SDOB2
O
PCM output from Sub DSP
46
SDOB1
O
PCM output from Sub DSP
47
SDOB0
O
PCM output from Sub DSP
48
SDBCK1
I+
Bit clock input for SDOA, SDIB, SDOB
49
SDWCK1
I+
Word clock input for SDOA, SDIB, SDOB
50
VSS
-
Ground
51
VDD2
-
+3.3 V power supply (for core logic)
52
NONPCM
O
Detection of non-PCM data
53
CRC
O
Detection of CRC error
54
MUTE
O
Detection of auto mute
55
KARAOKE
O
Detection of AC-3 karaoke data