參數(shù)資料
型號： XCS30-4VQ100C
廠商： Xilinx Inc
文件頁數(shù)： 58/83頁
文件大?。?/td> 0K
描述： IC FPGA 5V C-TEMP 100-VQFP
標(biāo)準(zhǔn)包裝： 90
系列： Spartan®
LAB/CLB數(shù)： 576
邏輯元件/單元數(shù)： 1368
RAM 位總計： 18432
輸入/輸出數(shù)： 77
門數(shù)： 30000
電源電壓： 4.75 V ~ 5.25 V
安裝類型： 表面貼裝
工作溫度： 0°C ~ 85°C
封裝/外殼： 100-TQFP
供應(yīng)商設(shè)備封裝： 100-VQFP（14x14）
Spartan and Spartan-XL FPGA Families Data Sheet
DS060 (v2.0) March 1, 2013
61
Product Specification
R
Product Obsolete/Under Obsolescence
Spartan-XL Family IOB Output Switching Characteristic Guidelines
All devices are 100% functionally tested. Internal timing
parameters are derived from measuring internal test pat-
terns. Listed below are representative values. For more
specific, more precise, and worst-case guaranteed data,
use the values reported by the static timing analyzer (TRCE
in the Xilinx Development System) and back-annotated to
the simulation netlist. These path delays, provided as a
guideline, have been extracted from the static timing ana-
lyzer report. All timing parameters assume worst-case oper-
ating conditions (supply voltage and junction temperature).
Values are expressed in nanoseconds unless otherwise
noted.
Symbol
Description
Device
Speed Grade
Units
-5
-4
Min
Max
Min
Max
Propagation Delays
TOKPOF
Clock (OK) to Pad, fast
All devices
-
3.2
-
3.7
ns
TOPF
Output (O) to Pad, fast
All devices
-
2.5
-
2.9
ns
TTSHZ
3-state to Pad High-Z (slew-rate independent)
All devices
-
2.8
-
3.3
ns
TTSONF
3-state to Pad active and valid, fast
All devices
-
2.6
-
3.0
ns
TOFPF
Output (O) to Pad via Output MUX, fast
All devices
-
3.7
-
4.4
ns
TOKFPF
Select (OK) to Pad via Output MUX, fast
All devices
-
3.3
-
3.9
ns
TSLOW
For Output SLOW option add
All devices
-
1.5
-
1.7
ns
Setup and Hold Times
TOOK
Output (O) to clock (OK) setup time
All devices
0.5
-
0.5
-
ns
TOKO
Output (O) to clock (OK) hold time
All devices
0.0
-
0.0
-
ns
TECOK
Clock Enable (EC) to clock (OK) setup time
All devices
0.0
-
0.0
-
ns
TOKEC
Clock Enable (EC) to clock (OK) hold time
All devices
0.1
-
0.2
-
ns
Global Set/Reset
TMRW
Minimum GSR pulse width
All devices
10.5
-
11.5
-
ns
TRPO
Delay from GSR input to any Pad
XCS05XL
-
11.9
-
14.0
ns
XCS10XL
-
12.4
-
14.5
ns
XCS20XL
-
12.9
-
15.0
ns
XCS30XL
-
13.9
-
16.0
ns
XCS40XL
-
14.9
-
17.0
ns
Notes:
1.
Output timing is measured at ~50% VCC threshold, with 50 pF external capacitive loads including test fixture. Slew-rate limited output
rise/fall times are approximately two times longer than fast output rise/fall times.
2.
Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up
(default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.
相關(guān)PDF資料
PDF描述
1-1734248-9 CONN FPC/ZIP 19POS 1MM VERT SMD
KMPC860ENVR66D4 IC MPU POWERQUICC 66MHZ 357-PBGA
AMC31DTEH CONN EDGECARD 62POS .100 EYELET
KMPC860ENCZQ66D4 IC MPU POWERQUICC 66MHZ 357-PBGA
IDT7015L17G IC SRAM 72KBIT 17NS 68PGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCS30-4VQ100I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30-4VQ144C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30-4VQ144I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30-4VQ208C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30-4VQ208I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*