參數(shù)資料
型號： TMS320SA32NL
英文描述： PCM， Other/Special/Miscellaneous
中文描述： PCM格式，其他/特別/雜項
文件頁數(shù)： 110/132頁
文件大?。?/td> 1707K
代理商： TMS320SA32NL
SPRS145G
–
JULY 2000
–
REVISED FEBRUARY 2002
110
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
–
1443
operating characteristics over recommended operating condition ranges
PARAMETER
DESCRIPTION
MIN
TYP
10
MAX
15
UNIT
mA
VCCA = 3.3 V
ICCA
Analog supply current
VCCA = VREFHI = 3.3 V
PLL or OSC power
down
1
A
IADREFHI
VREFHI input current
0.75
1.5
mA
IADCIN
Analog input leakage
1
A
Cai
Analog input capacitance
Typical capacitive load on
Ty ical ca acitive load on
analog input pin
Non-sampling
10
pF
Sampling
30
td(PU)
Delay time, power-up to ADC valid
Time to stabilize analog stage after power-up
10
s
ZAI
Analog input source impedance
Analog input source impedance needed for
conversions to remain within specifications at min
tw(SH)
53
10
Zero-offset error
2
LSB
Absolute resolution = 3.22 mV. At VREFHI = 3.3 V and VREFLO = 0 V, this is one LSB. As VREFHI decreases, VREFLO increases, or both, the LSB
size decreases. Therefore, the absolute accuracy and differential/integral linearity errors in terms of LSBs increase.
E
DNL
and E
INL
for LF2407A/LF2406A/LF2403A/LF2402A
PARAMETER
DESCRIPTION
CLKOUT
MIN
MAX
UNIT
EDNL
Differential nonlinearity error
Difference between the actual step width
and the ideal value
30 MHz
2
LSB
EINL
Integral nonlinearity error
Maximum deviation from the best straight
line through the ADC transfer
characteristics, excluding the quantization
error
30 MHz
2
LSB
Test conditions: VREFHI = VCCA, VREFLO = VSSA
E
DNL
and E
INL
for LC2406A/LC2404A
PARAMETER
DESCRIPTION
CLKOUT
MIN
MAX
UNIT
EDNL
Differential nonlinearity error
Difference between the actual step width
and the ideal value
40 MHz
2
LSB
EINL
Integral nonlinearity error
Maximum deviation from the best straight
line through the ADC transfer
characteristics, excluding the quantization
error
40 MHz
2
LSB
Test conditions: VREFHI = VCCA, VREFLO = VSSA
E
DNL
and E
INL
for LC2402A
PARAMETER
DESCRIPTION
CLKOUT
30 MHz
MIN
MAX
UNIT
LSB
EDNL
Differentialnonlinearity error
Differential nonlinearity error
Difference between the actual step width
Difference between the actual ste width
and the ideal value
2
40 MHz
2
§
LSB
EINL
Integral nonlinearity error
Maximum deviation from the best straight
line through the ADC transfer
characteristics, excluding the quantization
error
30 MHz
2
LSB
40 MHz
2
§
LSB
Test conditions: VREFHI = VCCA, VREFLO = VSSA
§
At 40 MHz CLKOUT, an
“
acquisition time window
”
of 4 clock cycles must be used.
相關(guān)PDF資料
PDF描述
TMS320UC5402-80 Digital Signal Processor
TMS320UC5409-80 Digital Signal Processor
TMS320VC203 16-Bit Digital Signal Processor
TMS320VC203PZ40 16-Bit Digital Signal Processor
TMS320VC5410A-120 Digital Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320SP100PGE100 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
TMS320SP102PGE100 制造商:Texas Instruments 功能描述:5410PGE-100 100 MIPS 144TQFP REV 2.0 - Trays
TMS320SP103GGW2 制造商:Texas Instruments 功能描述:
TMS320SP103GGW20 制造商:Texas Instruments 功能描述:TMS320SP103GGW20 - Trays
TMS320SP104PGER 制造商:Texas Instruments 功能描述:TMS320 - Trays
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*