參數(shù)資料
型號: TMS320C242FNS
元件分類: 數(shù)字信號處理
英文描述: 16-Bit Digital Signal Processor
中文描述: 16位數(shù)字信號處理器
文件頁數(shù): 50/66頁
文件大?。?/td> 803K
代理商: TMS320C242FNS
TMS320C242
DSP CONTROLLER
SPRS063B – DECEMBER 1997 – REVISED DECEMBER 1999
50
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
RS timings
switching characteristics over recommended operating conditions for a reset [H = 0.5t
c(CO)
]
(see Figure 22)
PARAMETER
MIN
MAX
UNIT
tw(RSL1)
td(EX)
The parameter tw(RSL1) refers to the time RS is an output.
Pulse duration, RS low
8tc(CO)
36H
ns
Delay time, reset vector executed after RS high
ns
A0–A15
CLKOUT
RS
XTAL1/
CLKIN
tw(RSL1)
td(EX)
Figure 22. Watchdog Reset Pulse
timing requirements for a reset [H = 0.5t
c(CO)
] (see Figure 23)
MIN
MAX
UNIT
tw(RSL)
Pulse duration, RS low
5
ns
td(EX)
The parameter tw(RSL) refers to the time RS is an input.
Delay time, reset vector executed after RS high
36H
ns
RS
XTAL1/
CLKIN
A0–A15
CLKOUT
Case A. Power-on reset
tw(RSL) + x§
td(EX)
RS
XTAL1/
CLKIN
CLKOUT
A0–A15
Case B. External reset after power-on
tw(RSL) + x§
td(EX)
§The value of x depends on the reset condition as follows:
PLL enabled:
Assuming CLKIN is stable, x=PLL lock-up time. If the internal oscillator
is used, x=oscillator lock-up time + PLL lock-up time. In case of resets after power on reset, x=0 (i.e., tw(RSL)=8H ns only).
Figure 23. Reset Timing
A
相關(guān)PDF資料
PDF描述
TMS320C242PGA 16-Bit Digital Signal Processor
TMS320C242PGS 16-Bit Digital Signal Processor
TMS320C30GEL 32-Bit Digital Signal Processor
SM320C25FJM 16-Bit Digital Signal Processor
SM320C25GBM 16-Bit Digital Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320C242PG 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLER
TMS320C242PGA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor
TMS320C242PGS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor
TMS320C25 制造商:TI 制造商全稱:Texas Instruments 功能描述:SECOND-GENERATION DIGITAL SIGNAL PROCESSORS
TMS320C25/-33/-50 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor