參數(shù)資料
型號(hào)： 2486
廠商： Linear Technology Corporation
英文描述： 16-Bit 2-/4-Channel ツヒ ADC with PGA and Easy Drive Input Current Cancellation
中文描述： 16位2-/4-ChannelツヒADC，帶PGA和簡(jiǎn)易輸入電流驅(qū)動(dòng)取消
文件頁(yè)數(shù)： 22/36頁(yè)
文件大?。?/td> 596K
代理商： 2486
LTC2486
22
2486f
The external serial clock mode is selected during the power-
up sequence and on each falling edge of
C
S. In order to
enter and remain in the external SCK mode of operation,
SCK must be driven LOW both at power up and on each
C
S falling edge. If SCK is HIGH on the falling edge of
C
S,
the device will switch to the internal SCK mode.
The serial data output pin (SDO) is Hi-Z as long as
C
S is
HIGH. At any time during the conversion cycle,
C
S may be
pulled LOW in order to monitor the state of the converter.
While
C
S is LOW,
E
O
C is output to the SDO pin.
E
O
C = 1 while a conversion is in progress and
E
O
C = 0 if
the conversion is complete and the device is in the sleep
state. Independent of
C
S, the device automatically enters
the sleep state once the conversion is complete; however,
in order to reduce the power,
C
S must be HIGH.
When the device is in the sleep state, its conversion result
is held in an internal static shift register. The device remains
in the sleep state until the first rising edge of SCK is seen
while
C
S is LOW. The input data is then shifted in via the
SDI pin on each rising edge of SCK (including the first rising
edge). The channel selection and converter configuration
mode will be used for the following conversion cycle. If
the input channel or converter configuration is changed
during this I/O cycle, the new settings take effect on the
conversion cycle following the data input/output cycle.
The output data is shifted out the SDO pin on each falling
edge of SCK. This enables external circuitry to latch the
output on the rising edge of SCK.
E
O
C can be latched on
the first rising edge of SCK and the last bit of the conver-
sion result can be latched on the 24th rising edge of SCK.
On the 24th falling edge of SCK, the device begins a new
conversion and SDO goes HIGH (
E
O
C = 1) indicating a
conversion is in progress.
At the conclusion of the data cycle,
C
S may remain LOW
and
E
O
C monitored as an end-of-conversion interrupt.
Typically,
C
S remains LOW during the data output/input
state. However, the data output state may be aborted by
pulling
C
S HIGH any time between the 1st falling edge
and the 24th falling edge of SCK (see Figure 7). On the
rising edge of
C
S, the device aborts the data output state
and immediately initiates a new conversion. In order to
program a new input channel, 8 SCK clock pulses are
required. If the data output sequence is aborted prior to
the 8th falling edge of SCK, the new input data is ignored
and the previously selected input channel remains valid.
If the rising edge of
C
S occurs after the 8th falling edge of
SCK, the new input channel is loaded and valid for the next
conversion cycle. If
C
S goes high between the 8th falling
edge and the 16th falling edge of SCK, the new channel
is still loaded, but the converter configuration remains
unchanged. In order to program both the input channel
and converter configuration,
C
S must go high after the
16th falling edge of SCK (at this point all data has been
shifted into the device).
External Serial Clock, 3-Wire I/O
This timing mode uses a 3-wire serial I/O interface. The
conversion result is shifted out of the device by an exter-
nally generated serial clock (SCK) signal (see Figure 8).
C
S is permanently tied to ground, simplifying the user
interface or isolation barrier.
The external serial clock mode is selected at the end of
the power-on reset (POR) cycle. The POR cycle typically
concludes 4ms after V
CC
exceeds 2V. The level applied to
SCK at this time determines if SCK is internally generated
or externally applied. In order to enter the external SCK
mode, SCK must be driven LOW prior to the end of the
POR cycle.
Since
C
S is tied LOW, the end-of-conversion (
E
O
C) can be
continuously monitored at the SDO pin during the convert
and sleep states.
E
O
C may be used as an interrupt to an
external controller.
E
O
C = 1 while the conversion is in
progress and
E
O
C = 0 once the conversion is complete.
APPLICATIONS INFORMATION
相關(guān)PDF資料
PDF描述
2495 16-Bit 8-/16-Channel ツヒ ADC with PGA, Easy Drive and I2C Interface
249NQ SCHOTTKY RECTIFIER
249NQ135 SCHOTTKY RECTIFIER
249NQ135R SCHOTTKY RECTIFIER
249NQ150 SCHOTTKY RECTIFIER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
2486 01 制造商:Lumberg Connect GmbH 功能描述:MINI USB TYPE B RECEPTACLE SMT 制造商:LUMBERG 功能描述:MINI USB TYPE B, RECEPTACLE, SMT 制造商:LUMBERG 功能描述:MINI USB CONNECTOR, RCPT, 5POS, SOLDER; Connector Type:USB Mini B; Series:-; Gender:Receptacle; No. of Contacts:5; Contact Termination:Surface Mount Right Angle; Connector Mounting:PCB; Contact Plating:Gold; Voltage AC:5V ;RoHS Compliant: Yes 制造商:Lumberg 功能描述:Conn Mini USB Type B PL 5 POS Solder RA SMD 5 Terminal 1 Port Bulk
2486 01 VP3 制造商:Lumberg Connect GmbH 功能描述:Conn Mini USB Type B PL 5 POS Solder RA SMD 5 Terminal 1 Port Bulk
2486 03 VP3 制造商:Lumberg 功能描述:CONN MINI USB TYPE B PL 5 POS SOLDER RA SMD 5 TERMINAL 1 PORT BULK USB 2.0
24-8600-310C 功能描述:IC 與器件插座 ELEV. SCKT .3 CENTER COLLET 24 PINS RoHS:否 制造商:Molex 產(chǎn)品:LGA Sockets 節(jié)距:1.02 mm 排數(shù): 位置/觸點(diǎn)數(shù)量:2011 觸點(diǎn)電鍍:Gold 安裝風(fēng)格:SMD/SMT 端接類型:Solder 插座/封裝類型:LGA 2011 工作溫度范圍:- 40 C to + 100 C
24-8600-610C 功能描述:IC 與器件插座 ELEV. SCKT .3 CENTER COLLET 24 PINS RoHS:否 制造商:Molex 產(chǎn)品:LGA Sockets 節(jié)距:1.02 mm 排數(shù): 位置/觸點(diǎn)數(shù)量:2011 觸點(diǎn)電鍍:Gold 安裝風(fēng)格:SMD/SMT 端接類型:Solder 插座/封裝類型:LGA 2011 工作溫度范圍:- 40 C to + 100 C
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*