- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380765 > STLC5460 (意法半導(dǎo)體) Line Card Interface Controller(線路卡片接口控制器) PDF資料下載
參數(shù)資料
| 型號： | STLC5460 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | Line Card Interface Controller(線路卡片接口控制器) |
| 中文描述： | 線卡接口控制器（線路卡片接口控制器） |
| 文件頁數(shù)： | 30/54頁 |
| 文件大?。?/td> | 376K |
| 代理商： | STLC5460 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
RECEIVE COMMAND/INDICATE STATUS REGISTER (RCIS)
7
0
EVENT
RRP
OVR
0
MO
G2
G1
G0
After Reset 00 (H)
EVENT
EVENT = 1.
A primitive has been received twiceidentically. The number of Command/Indicate
channelsis give by MO, G2, G1, G0.
RRP
Read Receive Primitive
RRP = 1 the mp has to read the primitive receivedin orderto allow the next on to be
processed.
OVERRUN
OVR = 1. The previous primitive has not been read by the microprocessor.
If MO = 0, Multiplex0
if MO = 1, Multiplex 1.
GCI 0 to GCI 7 channelof each multiplex.
OVR
MO
G 0/2
TEST REGISTER(TEST)
7
0
FWD
WITG
DCA
SAV
After Reset 00 (H)
LP
PRSC
DCG
SGV
FWD
FalseWord Detection
FWD = 1, the counterindicates the number of wrong bytes
FWD = 0, the counterindicates the number of wrong bits.
Word integrity.
WITG= 1. The first bit of the Pseudo Random Sequence(2*11-1) is the firstbit of the
channel (or subchannel)selected in the Time Slot at the beginningof the transmission.
WITG= 0. The first bit of the PRS is transmittedwithout taking into accountthe place
in the Time Slot.
Double channelfor analyser.
DCA = 1. The analyserreceivesPseudo RandomSequence from two channels.
DCA = 0. The analyserreceivesPseudo RandomSequence from one channel.
SequenceAnalyser Validation.When this bit goes to ”1”, the Analyserof Pseudo
RandomSequence(2*11-1)is connectedinstead of ExtractA Register i f DCA = 0,
insteadof Extract A and ExtractB registersif DCA = 1. Then the synchronisation is
researched.
WhenSAV = 0, the analyseris initiated.
NB : WhenDCA= 0, Insert B registercan be used normally.
Loopback.
WhenLP = 1, the six data streamsgoing out (PCM 0/3 and MUX 0/1) are respectively
connectedinstead of datastream coming from the 6 inputs (PCM 0/3 and MUX 0/1).
The loopbackis transparentor not, dependingon M0D,M1D, P0E, P1E, P2E, P3E
bits of Multiplex and PCM ConfigurationRegisters.
PseudoRandomSequence Corrupted.
Whenthis bit changesfrom 0 to 1, one PRS bitis corrupted if DCG = 0, two PRS bits
are corruptedif DCG = 1 (one bit in each channel). After transmittingcorrupted bit(s),
PRSC changesfrom ”1” to”0”.
Double channelfor Generator.
DCG = 1. The generatortransmits Pseudo Random Sequenceto two channels.
DCG = 0. The generatortransmits Pseudo Random Sequenceto one channel.
SequenceGenerator Validation.
Whenthis bit goes to ”1”, the generatorprovides Pseudo Random Binary Sequence
2 * 11-1 in accordancewith CCITT RecommendationO.152. The generatoris
WITG
‘
DCA
SAV
LP
PRSC
DCG
SGV
STLC5460
30/54
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STLC7546 | MODEM (V.34bis) Analog Front End(調(diào)制解調(diào)器模擬前端) |
| STLC7550TQFP | LOW POWER LOW VOLTAGE ANALOG FRONT END |
| STLC7550TQF7 | LOW POWER LOW VOLTAGE ANALOG FRONT END |
| STLC7550 | LOW POWER LOW VOLTAGE ANALOG FRONT END |
| STLC8100 | DUAL BAND WIRELESS LAN RF TRANSCEIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STLC5460FN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| STLC5460P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| STLC5464 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:MULTI-HDLCWITH n x 64 SWITCHING MATRIX ASSOCIATED |
| STLC5465 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MULTI - HDLC WITH N X 64 SWITCHING MATRIX ASSOCIATED |
| STLC5465B | 功能描述:電信集成電路 Multi-HDLC Sw Matrix RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。