- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380765 > STLC5460 (意法半導體) Line Card Interface Controller(線路卡片接口控制器) PDF資料下載
參數(shù)資料
| 型號： | STLC5460 |
| 廠商： | 意法半導體 |
| 英文描述： | Line Card Interface Controller(線路卡片接口控制器) |
| 中文描述： | 線卡接口控制器（線路卡片接口控制器） |
| 文件頁數(shù)： | 10/54頁 |
| 文件大小： | 376K |
| 代理商： | STLC5460 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
The microprocessor interface type is set via P0
pin as shown hereafter :
P1 is an outputandit is not used if P0 = 1.
The device selects automatically either Motorola
interfaceor IntelInterface.
P0
1
P1
Z
Automatical selection
Intel MUX mode
Motorola MUX mode
Intel DEMUX mode
Motorola DEMUX mode
P1 pin delivers WAIT automatically
P1 pin delivers READY automatically
0
If A0 = 1
If A0 = 0
Moreover, for a multiplexed mode
μ
P interface,
A1 to A3 pinsmean :
A1 = 1: CS signal provided by the system is not
inverted by the device
A1 = 0: CS signal provided by the system is in-
verted by the device
A2 = 1: AS signal provided by the system is not
inverted by the device
A2 = 0: AS signal provided by the system is in-
verted by the device
A3 = 1: DS signal provided by the system is not
inverted by the device
A3 = 0: DS signal provided by the system is in-
verted by the device.
C/I AND MON CHANNELS, EXTRA CHANNELS
The Command/indicateand Monitorchannelscan
be validatedor not:
if validated, the C/I and MON protocol controllers
operate and it is not possible to use this channels
for switching, if not validated the protocols are in-
hibited and the channels can be used as ex-
trachannelsfor switching.
Command/IndicateProtocol
Sixteen C/I channelsare implemented,one bit of
the configuration register MCONF1, indicates the
number of bits of the primitive (four or six bits) for
all the channels.
To transmit a primitive into one of the 16 chan-
nels, the mp loads the primitive (4 or 6 bits) into
source register and the number of the C/I chan-
nel into destination register with W/R bit of com-
mand register at ”0”.
The two more significant bits of the source regis-
ter indicates if the primitive, bit0/5 of the same
register, has not been transmitted yet, transmitted
once, twice or more .
When a new primitive has been received twice
identical, on one of the 16 C/I channels, an inter-
rupt is generated,the number of the C/I channel
(4 bits) is written in the Receive C/I statusregis-
ter , and the primitive received is in the Auxiliary
Memory, all accessibleto the
μ
p
Moreover, the microprocessor can read directly
the 16 primitives that have been received and
stored into the Receive C/I Memory. To read this
memory the
μ
p load in the Source Register the
number of Receive C/I channel it wants, and in
the destinationregister reads the primitive (4 or 6
bits) with a seventh bit which indicates whether
the primitive has been received once or twice
identical. vedi figura read aux mem Receive C/I
channels.
Monitor Channel Protocol
Sixteen Monitor channels are implemented. To
transmit a message the
μ
p load into destination
register with W/R bit of Command Register at 1
the number of MON channels, and into source
register the message; this byte is transmitted if
BYTE Bitof CommandRegister is at 1.
This procedure is repeated for each byte of the
message if it is longer than onebyte.
When a new byte has been received twice identi-
cal from one of the sixteen Monitor channels
an interrupt is generated, the number of MON
channel (4 bits) is written in Receive Monitor
StatusRegister and the last byte received is writ-
ten in Receive data Monitor Channel Memory.
The remote transmitter will transmit the next byte
after reading of this register by the local micro-
processor.
INSERTION- EXTRACTION
This function allows to insert data into GCI and
PCM channels and to extract data from GCI and
PCM interface. These data are provided either by
the microprocessor or by an internal Pseudo Ran-
dom SequenceGenerator.
Insertion
Two programmable registers (Insert A and B)
contain the data to insert into two output time
slots continuously. To perform an insertion, four
registersare programmedby the microprocessor:
- in the Insert A and/or B Registers it writes the
data to insert.
- in the Source registers it writesthe A and/or B
register address
- in the Destination Register it writes the output
interface, PCM or GCI, and the Time Slot se-
lected.
STLC5460
10/54
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STLC7546 | MODEM (V.34bis) Analog Front End(調(diào)制解調(diào)器模擬前端) |
| STLC7550TQFP | LOW POWER LOW VOLTAGE ANALOG FRONT END |
| STLC7550TQF7 | LOW POWER LOW VOLTAGE ANALOG FRONT END |
| STLC7550 | LOW POWER LOW VOLTAGE ANALOG FRONT END |
| STLC8100 | DUAL BAND WIRELESS LAN RF TRANSCEIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STLC5460FN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| STLC5460P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| STLC5464 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:MULTI-HDLCWITH n x 64 SWITCHING MATRIX ASSOCIATED |
| STLC5465 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MULTI - HDLC WITH N X 64 SWITCHING MATRIX ASSOCIATED |
| STLC5465B | 功能描述:電信集成電路 Multi-HDLC Sw Matrix RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。